arch/arm/plat-omap/dmtimer.c

   1 /*
   2  * linux/arch/arm/plat-omap/dmtimer.c
   3  *
   4  * OMAP Dual-Mode Timers
   5  *
   6  * Copyright (C) 2005 Nokia Corporation
   7  * OMAP2 support by Juha Yrjola
   8  * API improvements and OMAP2 clock framework support by Timo Teras
   9  *
  10  * This program is free software; you can redistribute it and/or modify it
  11  * under the terms of the GNU General Public License as published by the
  12  * Free Software Foundation; either version 2 of the License, or (at your
  13  * option) any later version.
  14  *
  15  * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
  16  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  17  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
  18  * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  19  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  20  * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  21  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  22  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  23  *
  24  * You should have received a copy of the  GNU General Public License along
  25  * with this program; if not, write  to the Free Software Foundation, Inc.,
  26  * 675 Mass Ave, Cambridge, MA 02139, USA.
  27  */
  28
  29 #include <linux/init.h>
  30 #include <linux/spinlock.h>
  31 #include <linux/errno.h>
  32 #include <linux/list.h>
  33 #include <linux/clk.h>
  34 #include <linux/delay.h>
  35 #include <linux/io.h>
  36 #include <mach/hardware.h>
  37 #include <mach/dmtimer.h>
  38 #include <mach/irqs.h>
  39
  40 /* register offsets */
  41 #define _OMAP_TIMER_ID_OFFSET           0x00
  42 #define _OMAP_TIMER_OCP_CFG_OFFSET      0x10
  43 #define _OMAP_TIMER_SYS_STAT_OFFSET     0x14
  44 #define _OMAP_TIMER_STAT_OFFSET         0x18
  45 #define _OMAP_TIMER_INT_EN_OFFSET       0x1c
  46 #define _OMAP_TIMER_WAKEUP_EN_OFFSET    0x20
  47 #define _OMAP_TIMER_CTRL_OFFSET         0x24
  48 #define         OMAP_TIMER_CTRL_GPOCFG          (1 << 14)
  49 #define         OMAP_TIMER_CTRL_CAPTMODE        (1 << 13)
  50 #define         OMAP_TIMER_CTRL_PT              (1 << 12)
  51 #define         OMAP_TIMER_CTRL_TCM_LOWTOHIGH   (0x1 << 8)
  52 #define         OMAP_TIMER_CTRL_TCM_HIGHTOLOW   (0x2 << 8)
  53 #define         OMAP_TIMER_CTRL_TCM_BOTHEDGES   (0x3 << 8)
  54 #define         OMAP_TIMER_CTRL_SCPWM           (1 << 7)
  55 #define         OMAP_TIMER_CTRL_CE              (1 << 6) /* compare enable */
  56 #define         OMAP_TIMER_CTRL_PRE             (1 << 5) /* prescaler enable */
  57 #define         OMAP_TIMER_CTRL_PTV_SHIFT       2 /* prescaler value shift */
  58 #define         OMAP_TIMER_CTRL_POSTED          (1 << 2)
  59 #define         OMAP_TIMER_CTRL_AR              (1 << 1) /* auto-reload enable */
  60 #define         OMAP_TIMER_CTRL_ST              (1 << 0) /* start timer */
  61 #define _OMAP_TIMER_COUNTER_OFFSET      0x28
  62 #define _OMAP_TIMER_LOAD_OFFSET         0x2c
  63 #define _OMAP_TIMER_TRIGGER_OFFSET      0x30
  64 #define _OMAP_TIMER_WRITE_PEND_OFFSET   0x34
  65 #define         WP_NONE                 0       /* no write pending bit */
  66 #define         WP_TCLR                 (1 << 0)
  67 #define         WP_TCRR                 (1 << 1)
  68 #define         WP_TLDR                 (1 << 2)
  69 #define         WP_TTGR                 (1 << 3)
  70 #define         WP_TMAR                 (1 << 4)
  71 #define         WP_TPIR                 (1 << 5)
  72 #define         WP_TNIR                 (1 << 6)
  73 #define         WP_TCVR                 (1 << 7)
  74 #define         WP_TOCR                 (1 << 8)
  75 #define         WP_TOWR                 (1 << 9)
  76 #define _OMAP_TIMER_MATCH_OFFSET        0x38
  77 #define _OMAP_TIMER_CAPTURE_OFFSET      0x3c
  78 #define _OMAP_TIMER_IF_CTRL_OFFSET      0x40
  79 #define _OMAP_TIMER_CAPTURE2_OFFSET             0x44    /* TCAR2, 34xx only */
  80 #define _OMAP_TIMER_TICK_POS_OFFSET             0x48    /* TPIR, 34xx only */
  81 #define _OMAP_TIMER_TICK_NEG_OFFSET             0x4c    /* TNIR, 34xx only */
  82 #define _OMAP_TIMER_TICK_COUNT_OFFSET           0x50    /* TCVR, 34xx only */
  83 #define _OMAP_TIMER_TICK_INT_MASK_SET_OFFSET    0x54    /* TOCR, 34xx only */
  84 #define _OMAP_TIMER_TICK_INT_MASK_COUNT_OFFSET  0x58    /* TOWR, 34xx only */
  85
  86 /* register offsets with the write pending bit encoded */
  87 #define WPSHIFT                                 16
  88
  89 #define OMAP_TIMER_ID_REG                       (_OMAP_TIMER_ID_OFFSET \
  90                                                         | (WP_NONE << WPSHIFT))
  91
  92 #define OMAP_TIMER_OCP_CFG_REG                  (_OMAP_TIMER_OCP_CFG_OFFSET \
  93                                                         | (WP_NONE << WPSHIFT))
  94
  95 #define OMAP_TIMER_SYS_STAT_REG                 (_OMAP_TIMER_SYS_STAT_OFFSET \
  96                                                         | (WP_NONE << WPSHIFT))
  97
  98 #define OMAP_TIMER_STAT_REG                     (_OMAP_TIMER_STAT_OFFSET \
  99                                                         | (WP_NONE << WPSHIFT))
 100
 101 #define OMAP_TIMER_INT_EN_REG                   (_OMAP_TIMER_INT_EN_OFFSET \
 102                                                         | (WP_NONE << WPSHIFT))
 103
 104 #define OMAP_TIMER_WAKEUP_EN_REG                (_OMAP_TIMER_WAKEUP_EN_OFFSET \
 105                                                         | (WP_NONE << WPSHIFT))
 106
 107 #define OMAP_TIMER_CTRL_REG                     (_OMAP_TIMER_CTRL_OFFSET \
 108                                                         | (WP_TCLR << WPSHIFT))
 109
 110 #define OMAP_TIMER_COUNTER_REG                  (_OMAP_TIMER_COUNTER_OFFSET \
 111                                                         | (WP_TCRR << WPSHIFT))
 112
 113 #define OMAP_TIMER_LOAD_REG                     (_OMAP_TIMER_LOAD_OFFSET \
 114                                                         | (WP_TLDR << WPSHIFT))
 115
 116 #define OMAP_TIMER_TRIGGER_REG                  (_OMAP_TIMER_TRIGGER_OFFSET \
 117                                                         | (WP_TTGR << WPSHIFT))
 118
 119 #define OMAP_TIMER_WRITE_PEND_REG               (_OMAP_TIMER_WRITE_PEND_OFFSET \
 120                                                         | (WP_NONE << WPSHIFT))
 121
 122 #define OMAP_TIMER_MATCH_REG                    (_OMAP_TIMER_MATCH_OFFSET \
 123                                                         | (WP_TMAR << WPSHIFT))
 124
 125 #define OMAP_TIMER_CAPTURE_REG                  (_OMAP_TIMER_CAPTURE_OFFSET \
 126                                                         | (WP_NONE << WPSHIFT))
 127
 128 #define OMAP_TIMER_IF_CTRL_REG                  (_OMAP_TIMER_IF_CTRL_OFFSET \
 129                                                         | (WP_NONE << WPSHIFT))
 130
 131 #define OMAP_TIMER_CAPTURE2_REG                 (_OMAP_TIMER_CAPTURE2_OFFSET \
 132                                                         | (WP_NONE << WPSHIFT))
 133
 134 #define OMAP_TIMER_TICK_POS_REG                 (_OMAP_TIMER_TICK_POS_OFFSET \
 135                                                         | (WP_TPIR << WPSHIFT))
 136
 137 #define OMAP_TIMER_TICK_NEG_REG                 (_OMAP_TIMER_TICK_NEG_OFFSET \
 138                                                         | (WP_TNIR << WPSHIFT))
 139
 140 #define OMAP_TIMER_TICK_COUNT_REG               (_OMAP_TIMER_TICK_COUNT_OFFSET \
 141                                                         | (WP_TCVR << WPSHIFT))
 142
 143 #define OMAP_TIMER_TICK_INT_MASK_SET_REG                                \
 144                 (_OMAP_TIMER_TICK_INT_MASK_SET_OFFSET | (WP_TOCR << WPSHIFT))
 145
 146 #define OMAP_TIMER_TICK_INT_MASK_COUNT_REG                              \
 147                 (_OMAP_TIMER_TICK_INT_MASK_COUNT_OFFSET | (WP_TOWR << WPSHIFT))
 148
 149 struct omap_dm_timer {
 150         unsigned long phys_base;
 151         int irq;
 152 #if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
 153         struct clk *iclk, *fclk;
 154 #endif
 155         void __iomem *io_base;
 156         unsigned reserved:1;
 157         unsigned enabled:1;
 158         unsigned posted:1;
 159 };
 160
 161 #ifdef CONFIG_ARCH_OMAP1
 162
 163 #define omap_dm_clk_enable(x)
 164 #define omap_dm_clk_disable(x)
 165 #define omap2_dm_timers                 NULL
 166 #define omap2_dm_source_names           NULL
 167 #define omap2_dm_source_clocks          NULL
 168 #define omap3_dm_timers                 NULL
 169 #define omap3_dm_source_names           NULL
 170 #define omap3_dm_source_clocks          NULL
 171
 172 static struct omap_dm_timer omap1_dm_timers[] = {
 173         { .phys_base = 0xfffb1400, .irq = INT_1610_GPTIMER1 },
 174         { .phys_base = 0xfffb1c00, .irq = INT_1610_GPTIMER2 },
 175         { .phys_base = 0xfffb2400, .irq = INT_1610_GPTIMER3 },
 176         { .phys_base = 0xfffb2c00, .irq = INT_1610_GPTIMER4 },
 177         { .phys_base = 0xfffb3400, .irq = INT_1610_GPTIMER5 },
 178         { .phys_base = 0xfffb3c00, .irq = INT_1610_GPTIMER6 },
 179         { .phys_base = 0xfffb7400, .irq = INT_1610_GPTIMER7 },
 180         { .phys_base = 0xfffbd400, .irq = INT_1610_GPTIMER8 },
 181 };
 182
 183 static const int dm_timer_count = ARRAY_SIZE(omap1_dm_timers);
 184
 185 #elif defined(CONFIG_ARCH_OMAP2)
 186
 187 #define omap_dm_clk_enable(x)           clk_enable(x)
 188 #define omap_dm_clk_disable(x)          clk_disable(x)
 189 #define omap1_dm_timers                 NULL
 190 #define omap3_dm_timers                 NULL
 191 #define omap3_dm_source_names           NULL
 192 #define omap3_dm_source_clocks          NULL
 193
 194 static struct omap_dm_timer omap2_dm_timers[] = {
 195         { .phys_base = 0x48028000, .irq = INT_24XX_GPTIMER1 },
 196         { .phys_base = 0x4802a000, .irq = INT_24XX_GPTIMER2 },
 197         { .phys_base = 0x48078000, .irq = INT_24XX_GPTIMER3 },
 198         { .phys_base = 0x4807a000, .irq = INT_24XX_GPTIMER4 },
 199         { .phys_base = 0x4807c000, .irq = INT_24XX_GPTIMER5 },
 200         { .phys_base = 0x4807e000, .irq = INT_24XX_GPTIMER6 },
 201         { .phys_base = 0x48080000, .irq = INT_24XX_GPTIMER7 },
 202         { .phys_base = 0x48082000, .irq = INT_24XX_GPTIMER8 },
 203         { .phys_base = 0x48084000, .irq = INT_24XX_GPTIMER9 },
 204         { .phys_base = 0x48086000, .irq = INT_24XX_GPTIMER10 },
 205         { .phys_base = 0x48088000, .irq = INT_24XX_GPTIMER11 },
 206         { .phys_base = 0x4808a000, .irq = INT_24XX_GPTIMER12 },
 207 };
 208
 209 static const char *omap2_dm_source_names[] __initdata = {
 210         "sys_ck",
 211         "func_32k_ck",
 212         "alt_ck",
 213         NULL
 214 };
 215
 216 static struct clk **omap2_dm_source_clocks[3];
 217 static const int dm_timer_count = ARRAY_SIZE(omap2_dm_timers);
 218
 219 #elif defined(CONFIG_ARCH_OMAP3)
 220
 221 #define omap_dm_clk_enable(x)           clk_enable(x)
 222 #define omap_dm_clk_disable(x)          clk_disable(x)
 223 #define omap1_dm_timers                 NULL
 224 #define omap2_dm_timers                 NULL
 225 #define omap2_dm_source_names           NULL
 226 #define omap2_dm_source_clocks          NULL
 227
 228 static struct omap_dm_timer omap3_dm_timers[] = {
 229         { .phys_base = 0x48318000, .irq = INT_24XX_GPTIMER1 },
 230         { .phys_base = 0x49032000, .irq = INT_24XX_GPTIMER2 },
 231         { .phys_base = 0x49034000, .irq = INT_24XX_GPTIMER3 },
 232         { .phys_base = 0x49036000, .irq = INT_24XX_GPTIMER4 },
 233         { .phys_base = 0x49038000, .irq = INT_24XX_GPTIMER5 },
 234         { .phys_base = 0x4903A000, .irq = INT_24XX_GPTIMER6 },
 235         { .phys_base = 0x4903C000, .irq = INT_24XX_GPTIMER7 },
 236         { .phys_base = 0x4903E000, .irq = INT_24XX_GPTIMER8 },
 237         { .phys_base = 0x49040000, .irq = INT_24XX_GPTIMER9 },
 238         { .phys_base = 0x48086000, .irq = INT_24XX_GPTIMER10 },
 239         { .phys_base = 0x48088000, .irq = INT_24XX_GPTIMER11 },
 240         { .phys_base = 0x48304000, .irq = INT_34XX_GPT12_IRQ },
 241 };
 242
 243 static const char *omap3_dm_source_names[] __initdata = {
 244         "sys_ck",
 245         "omap_32k_fck",
 246         NULL
 247 };
 248
 249 static struct clk **omap3_dm_source_clocks[2];
 250 static const int dm_timer_count = ARRAY_SIZE(omap3_dm_timers);
 251
 252 #else
 253
 254 #error OMAP architecture not supported!
 255
 256 #endif
 257
 258 static struct omap_dm_timer *dm_timers;
 259 static char **dm_source_names;
 260 static struct clk **dm_source_clocks;
 261
 262 static spinlock_t dm_timer_lock;
 263
 264 /*
 265  * Reads timer registers in posted and non-posted mode. The posted mode bit
 266  * is encoded in reg. Note that in posted mode write pending bit must be
 267  * checked. Otherwise a read of a non completed write will produce an error.
 268  */
 269 static inline u32 omap_dm_timer_read_reg(struct omap_dm_timer *timer, u32 reg)
 270 {
 271         if (timer->posted)
 272                 while (readl(timer->io_base + (OMAP_TIMER_WRITE_PEND_REG & 0xff))
 273                                 & (reg >> WPSHIFT))
 274                         cpu_relax();
 275         return readl(timer->io_base + (reg & 0xff));
 276 }
 277
 278 /*
 279  * Writes timer registers in posted and non-posted mode. The posted mode bit
 280  * is encoded in reg. Note that in posted mode the write pending bit must be
 281  * checked. Otherwise a write on a register which has a pending write will be
 282  * lost.
 283  */
 284 static void omap_dm_timer_write_reg(struct omap_dm_timer *timer, u32 reg,
 285                                                 u32 value)
 286 {
 287         if (timer->posted)
 288                 while (readl(timer->io_base + (OMAP_TIMER_WRITE_PEND_REG & 0xff))
 289                                 & (reg >> WPSHIFT))
 290                         cpu_relax();
 291         writel(value, timer->io_base + (reg & 0xff));
 292 }
 293
 294 static void omap_dm_timer_wait_for_reset(struct omap_dm_timer *timer)
 295 {
 296         int c;
 297
 298         c = 0;
 299         while (!(omap_dm_timer_read_reg(timer, OMAP_TIMER_SYS_STAT_REG) & 1)) {
 300                 c++;
 301                 if (c > 100000) {
 302                         printk(KERN_ERR "Timer failed to reset\n");
 303                         return;
 304                 }
 305         }
 306 }
 307
 308 static void omap_dm_timer_reset(struct omap_dm_timer *timer)
 309 {
 310         u32 l;
 311
 312         if (!cpu_class_is_omap2() || timer != &dm_timers[0]) {
 313                 omap_dm_timer_write_reg(timer, OMAP_TIMER_IF_CTRL_REG, 0x06);
 314                 omap_dm_timer_wait_for_reset(timer);
 315         }
 316         omap_dm_timer_set_source(timer, OMAP_TIMER_SRC_32_KHZ);
 317
 318         l = omap_dm_timer_read_reg(timer, OMAP_TIMER_OCP_CFG_REG);
 319         l |= 0x02 << 3;  /* Set to smart-idle mode */
 320         l |= 0x2 << 8;   /* Set clock activity to perserve f-clock on idle */
 321
 322         /*
 323          * Enable wake-up on OMAP2 CPUs.
 324          */
 325         if (cpu_class_is_omap2())
 326                 l |= 1 << 2;
 327         omap_dm_timer_write_reg(timer, OMAP_TIMER_OCP_CFG_REG, l);
 328
 329         /* Match hardware reset default of posted mode */
 330         omap_dm_timer_write_reg(timer, OMAP_TIMER_IF_CTRL_REG,
 331                         OMAP_TIMER_CTRL_POSTED);
 332         timer->posted = 1;
 333 }
 334
 335 static void omap_dm_timer_prepare(struct omap_dm_timer *timer)
 336 {
 337         omap_dm_timer_enable(timer);
 338         omap_dm_timer_reset(timer);
 339 }
 340
 341 struct omap_dm_timer *omap_dm_timer_request(void)
 342 {
 343         struct omap_dm_timer *timer = NULL;
 344         unsigned long flags;
 345         int i;
 346
 347         spin_lock_irqsave(&dm_timer_lock, flags);
 348         for (i = 0; i < dm_timer_count; i++) {
 349                 if (dm_timers[i].reserved)
 350                         continue;
 351
 352                 timer = &dm_timers[i];
 353                 timer->reserved = 1;
 354                 break;
 355         }
 356         spin_unlock_irqrestore(&dm_timer_lock, flags);
 357
 358         if (timer != NULL)
 359                 omap_dm_timer_prepare(timer);
 360
 361         return timer;
 362 }
 363
 364 struct omap_dm_timer *omap_dm_timer_request_specific(int id)
 365 {
 366         struct omap_dm_timer *timer;
 367         unsigned long flags;
 368
 369         spin_lock_irqsave(&dm_timer_lock, flags);
 370         if (id <= 0 || id > dm_timer_count || dm_timers[id-1].reserved) {
 371                 spin_unlock_irqrestore(&dm_timer_lock, flags);
 372                 printk("BUG: warning at %s:%d/%s(): unable to get timer %d\n",
 373                        __FILE__, __LINE__, __func__, id);
 374                 dump_stack();
 375                 return NULL;
 376         }
 377
 378         timer = &dm_timers[id-1];
 379         timer->reserved = 1;
 380         spin_unlock_irqrestore(&dm_timer_lock, flags);
 381
 382         omap_dm_timer_prepare(timer);
 383
 384         return timer;
 385 }
 386
 387 void omap_dm_timer_free(struct omap_dm_timer *timer)
 388 {
 389         omap_dm_timer_enable(timer);
 390         omap_dm_timer_reset(timer);
 391         omap_dm_timer_disable(timer);
 392
 393         WARN_ON(!timer->reserved);
 394         timer->reserved = 0;
 395 }
 396
 397 void omap_dm_timer_enable(struct omap_dm_timer *timer)
 398 {
 399         if (timer->enabled)
 400                 return;
 401
 402         omap_dm_clk_enable(timer->fclk);
 403         omap_dm_clk_enable(timer->iclk);
 404
 405         timer->enabled = 1;
 406 }
 407
 408 void omap_dm_timer_disable(struct omap_dm_timer *timer)
 409 {
 410         if (!timer->enabled)
 411                 return;
 412
 413         omap_dm_clk_disable(timer->iclk);
 414         omap_dm_clk_disable(timer->fclk);
 415
 416         timer->enabled = 0;
 417 }
 418
 419 int omap_dm_timer_get_irq(struct omap_dm_timer *timer)
 420 {
 421         return timer->irq;
 422 }
 423
 424 #if defined(CONFIG_ARCH_OMAP1)
 425
 426 /**
 427  * omap_dm_timer_modify_idlect_mask - Check if any running timers use ARMXOR
 428  * @inputmask: current value of idlect mask
 429  */
 430 __u32 omap_dm_timer_modify_idlect_mask(__u32 inputmask)
 431 {
 432         int i;
 433
 434         /* If ARMXOR cannot be idled this function call is unnecessary */
 435         if (!(inputmask & (1 << 1)))
 436                 return inputmask;
 437
 438         /* If any active timer is using ARMXOR return modified mask */
 439         for (i = 0; i < dm_timer_count; i++) {
 440                 u32 l;
 441
 442                 l = omap_dm_timer_read_reg(&dm_timers[i], OMAP_TIMER_CTRL_REG);
 443                 if (l & OMAP_TIMER_CTRL_ST) {
 444                         if (((omap_readl(MOD_CONF_CTRL_1) >> (i * 2)) & 0x03) == 0)
 445                                 inputmask &= ~(1 << 1);
 446                         else
 447                                 inputmask &= ~(1 << 2);
 448                 }
 449         }
 450
 451         return inputmask;
 452 }
 453
 454 #elif defined(CONFIG_ARCH_OMAP2) || defined (CONFIG_ARCH_OMAP3)
 455
 456 struct clk *omap_dm_timer_get_fclk(struct omap_dm_timer *timer)
 457 {
 458         return timer->fclk;
 459 }
 460
 461 __u32 omap_dm_timer_modify_idlect_mask(__u32 inputmask)
 462 {
 463         BUG();
 464
 465         return 0;
 466 }
 467
 468 #endif
 469
 470 void omap_dm_timer_trigger(struct omap_dm_timer *timer)
 471 {
 472         omap_dm_timer_write_reg(timer, OMAP_TIMER_TRIGGER_REG, 0);
 473 }
 474
 475 void omap_dm_timer_start(struct omap_dm_timer *timer)
 476 {
 477         u32 l;
 478
 479         l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
 480         if (!(l & OMAP_TIMER_CTRL_ST)) {
 481                 l |= OMAP_TIMER_CTRL_ST;
 482                 omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
 483         }
 484 }
 485
 486 void omap_dm_timer_stop(struct omap_dm_timer *timer)
 487 {
 488         u32 l;
 489
 490         l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
 491         if (l & OMAP_TIMER_CTRL_ST) {
 492                 l &= ~0x1;
 493                 omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
 494         }
 495 }
 496
 497 #ifdef CONFIG_ARCH_OMAP1
 498
 499 void omap_dm_timer_set_source(struct omap_dm_timer *timer, int source)
 500 {
 501         int n = (timer - dm_timers) << 1;
 502         u32 l;
 503
 504         l = omap_readl(MOD_CONF_CTRL_1) & ~(0x03 << n);
 505         l |= source << n;
 506         omap_writel(l, MOD_CONF_CTRL_1);
 507 }
 508
 509 #else
 510
 511 void omap_dm_timer_set_source(struct omap_dm_timer *timer, int source)
 512 {
 513         if (source < 0 || source >= 3)
 514                 return;
 515
 516         clk_disable(timer->fclk);
 517         clk_set_parent(timer->fclk, dm_source_clocks[source]);
 518         clk_enable(timer->fclk);
 519
 520         /* When the functional clock disappears, too quick writes seem to
 521          * cause an abort. */
 522         __delay(150000);
 523 }
 524
 525 #endif
 526
 527 void omap_dm_timer_set_load(struct omap_dm_timer *timer, int autoreload,
 528                             unsigned int load)
 529 {
 530         u32 l;
 531
 532         l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
 533         if (autoreload)
 534                 l |= OMAP_TIMER_CTRL_AR;
 535         else
 536                 l &= ~OMAP_TIMER_CTRL_AR;
 537         omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
 538         omap_dm_timer_write_reg(timer, OMAP_TIMER_LOAD_REG, load);
 539
 540         omap_dm_timer_write_reg(timer, OMAP_TIMER_TRIGGER_REG, 0);
 541 }
 542
 543 /* Optimized set_load which removes costly spin wait in timer_start */
 544 void omap_dm_timer_set_load_start(struct omap_dm_timer *timer, int autoreload,
 545                             unsigned int load)
 546 {
 547         u32 l;
 548
 549         l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
 550         if (autoreload) {
 551                 l |= OMAP_TIMER_CTRL_AR;
 552                 omap_dm_timer_write_reg(timer, OMAP_TIMER_LOAD_REG, load);
 553         } else {
 554                 l &= ~OMAP_TIMER_CTRL_AR;
 555         }
 556         l |= OMAP_TIMER_CTRL_ST;
 557
 558         omap_dm_timer_write_reg(timer, OMAP_TIMER_COUNTER_REG, load);
 559         omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
 560 }
 561
 562 void omap_dm_timer_set_match(struct omap_dm_timer *timer, int enable,
 563                              unsigned int match)
 564 {
 565         u32 l;
 566
 567         l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
 568         if (enable)
 569                 l |= OMAP_TIMER_CTRL_CE;
 570         else
 571                 l &= ~OMAP_TIMER_CTRL_CE;
 572         omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
 573         omap_dm_timer_write_reg(timer, OMAP_TIMER_MATCH_REG, match);
 574 }
 575
 576 void omap_dm_timer_set_pwm(struct omap_dm_timer *timer, int def_on,
 577                            int toggle, int trigger)
 578 {
 579         u32 l;
 580
 581         l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
 582         l &= ~(OMAP_TIMER_CTRL_GPOCFG | OMAP_TIMER_CTRL_SCPWM |
 583                OMAP_TIMER_CTRL_PT | (0x03 << 10));
 584         if (def_on)
 585                 l |= OMAP_TIMER_CTRL_SCPWM;
 586         if (toggle)
 587                 l |= OMAP_TIMER_CTRL_PT;
 588         l |= trigger << 10;
 589         omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
 590 }
 591
 592 void omap_dm_timer_set_prescaler(struct omap_dm_timer *timer, int prescaler)
 593 {
 594         u32 l;
 595
 596         l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
 597         l &= ~(OMAP_TIMER_CTRL_PRE | (0x07 << 2));
 598         if (prescaler >= 0x00 && prescaler <= 0x07) {
 599                 l |= OMAP_TIMER_CTRL_PRE;
 600                 l |= prescaler << 2;
 601         }
 602         omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
 603 }
 604
 605 void omap_dm_timer_set_int_enable(struct omap_dm_timer *timer,
 606                                   unsigned int value)
 607 {
 608         omap_dm_timer_write_reg(timer, OMAP_TIMER_INT_EN_REG, value);
 609         omap_dm_timer_write_reg(timer, OMAP_TIMER_WAKEUP_EN_REG, value);
 610 }
 611
 612 unsigned int omap_dm_timer_read_status(struct omap_dm_timer *timer)
 613 {
 614         unsigned int l;
 615
 616         l = omap_dm_timer_read_reg(timer, OMAP_TIMER_STAT_REG);
 617
 618         return l;
 619 }
 620
 621 void omap_dm_timer_write_status(struct omap_dm_timer *timer, unsigned int value)
 622 {
 623         omap_dm_timer_write_reg(timer, OMAP_TIMER_STAT_REG, value);
 624 }
 625
 626 unsigned int omap_dm_timer_read_counter(struct omap_dm_timer *timer)
 627 {
 628         unsigned int l;
 629
 630         l = omap_dm_timer_read_reg(timer, OMAP_TIMER_COUNTER_REG);
 631
 632         return l;
 633 }
 634
 635 void omap_dm_timer_write_counter(struct omap_dm_timer *timer, unsigned int value)
 636 {
 637         omap_dm_timer_write_reg(timer, OMAP_TIMER_COUNTER_REG, value);
 638 }
 639
 640 int omap_dm_timers_active(void)
 641 {
 642         int i;
 643
 644         for (i = 0; i < dm_timer_count; i++) {
 645                 struct omap_dm_timer *timer;
 646
 647                 timer = &dm_timers[i];
 648
 649                 if (!timer->enabled)
 650                         continue;
 651
 652                 if (omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG) &
 653                     OMAP_TIMER_CTRL_ST) {
 654                         return 1;
 655                 }
 656         }
 657         return 0;
 658 }
 659
 660 int __init omap_dm_timer_init(void)
 661 {
 662         struct omap_dm_timer *timer;
 663         int i;
 664
 665         if (!(cpu_is_omap16xx() || cpu_class_is_omap2()))
 666                 return -ENODEV;
 667
 668         spin_lock_init(&dm_timer_lock);
 669
 670         if (cpu_class_is_omap1())
 671                 dm_timers = omap1_dm_timers;
 672         else if (cpu_is_omap24xx()) {
 673                 dm_timers = omap2_dm_timers;
 674                 dm_source_names = (char **)omap2_dm_source_names;
 675                 dm_source_clocks = (struct clk **)omap2_dm_source_clocks;
 676         } else if (cpu_is_omap34xx()) {
 677                 dm_timers = omap3_dm_timers;
 678                 dm_source_names = (char **)omap3_dm_source_names;
 679                 dm_source_clocks = (struct clk **)omap3_dm_source_clocks;
 680         }
 681
 682         if (cpu_class_is_omap2())
 683                 for (i = 0; dm_source_names[i] != NULL; i++)
 684                         dm_source_clocks[i] = clk_get(NULL, dm_source_names[i]);
 685
 686         if (cpu_is_omap243x())
 687                 dm_timers[0].phys_base = 0x49018000;
 688
 689         for (i = 0; i < dm_timer_count; i++) {
 690                 timer = &dm_timers[i];
 691                 timer->io_base = IO_ADDRESS(timer->phys_base);
 692 #if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
 693                 if (cpu_class_is_omap2()) {
 694                         char clk_name[16];
 695                         sprintf(clk_name, "gpt%d_ick", i + 1);
 696                         timer->iclk = clk_get(NULL, clk_name);
 697                         sprintf(clk_name, "gpt%d_fck", i + 1);
 698                         timer->fclk = clk_get(NULL, clk_name);
 699                 }
 700 #endif
 701         }
 702
 703         return 0;
 704 }