include/asm-powerpc/cputable.h

   1 #ifndef __ASM_POWERPC_CPUTABLE_H
   2 #define __ASM_POWERPC_CPUTABLE_H
   3
   4 #define PPC_FEATURE_32                  0x80000000
   5 #define PPC_FEATURE_64                  0x40000000
   6 #define PPC_FEATURE_601_INSTR           0x20000000
   7 #define PPC_FEATURE_HAS_ALTIVEC         0x10000000
   8 #define PPC_FEATURE_HAS_FPU             0x08000000
   9 #define PPC_FEATURE_HAS_MMU             0x04000000
  10 #define PPC_FEATURE_HAS_4xxMAC          0x02000000
  11 #define PPC_FEATURE_UNIFIED_CACHE       0x01000000
  12 #define PPC_FEATURE_HAS_SPE             0x00800000
  13 #define PPC_FEATURE_HAS_EFP_SINGLE      0x00400000
  14 #define PPC_FEATURE_HAS_EFP_DOUBLE      0x00200000
  15 #define PPC_FEATURE_NO_TB               0x00100000
  16 #define PPC_FEATURE_POWER4              0x00080000
  17 #define PPC_FEATURE_POWER5              0x00040000
  18 #define PPC_FEATURE_POWER5_PLUS         0x00020000
  19 #define PPC_FEATURE_CELL                0x00010000
  20 #define PPC_FEATURE_BOOKE               0x00008000
  21 #define PPC_FEATURE_SMT                 0x00004000
  22 #define PPC_FEATURE_ICACHE_SNOOP        0x00002000
  23 #define PPC_FEATURE_ARCH_2_05           0x00001000
  24 #define PPC_FEATURE_PA6T                0x00000800
  25 #define PPC_FEATURE_HAS_DFP             0x00000400
  26 #define PPC_FEATURE_POWER6_EXT          0x00000200
  27 #define PPC_FEATURE_ARCH_2_06           0x00000100
  28 #define PPC_FEATURE_HAS_VSX             0x00000080
  29
  30 #define PPC_FEATURE_TRUE_LE             0x00000002
  31 #define PPC_FEATURE_PPC_LE              0x00000001
  32
  33 #ifdef __KERNEL__
  34
  35 #include <asm/asm-compat.h>
  36 #include <asm/feature-fixups.h>
  37
  38 #ifndef __ASSEMBLY__
  39
  40 /* This structure can grow, it's real size is used by head.S code
  41  * via the mkdefs mechanism.
  42  */
  43 struct cpu_spec;
  44
  45 typedef void (*cpu_setup_t)(unsigned long offset, struct cpu_spec* spec);
  46 typedef void (*cpu_restore_t)(void);
  47
  48 enum powerpc_oprofile_type {
  49         PPC_OPROFILE_INVALID = 0,
  50         PPC_OPROFILE_RS64 = 1,
  51         PPC_OPROFILE_POWER4 = 2,
  52         PPC_OPROFILE_G4 = 3,
  53         PPC_OPROFILE_FSL_EMB = 4,
  54         PPC_OPROFILE_CELL = 5,
  55         PPC_OPROFILE_PA6T = 6,
  56 };
  57
  58 enum powerpc_pmc_type {
  59         PPC_PMC_DEFAULT = 0,
  60         PPC_PMC_IBM = 1,
  61         PPC_PMC_PA6T = 2,
  62 };
  63
  64 struct pt_regs;
  65
  66 extern int machine_check_generic(struct pt_regs *regs);
  67 extern int machine_check_4xx(struct pt_regs *regs);
  68 extern int machine_check_440A(struct pt_regs *regs);
  69 extern int machine_check_e500(struct pt_regs *regs);
  70 extern int machine_check_e200(struct pt_regs *regs);
  71
  72 /* NOTE WELL: Update identify_cpu() if fields are added or removed! */
  73 struct cpu_spec {
  74         /* CPU is matched via (PVR & pvr_mask) == pvr_value */
  75         unsigned int    pvr_mask;
  76         unsigned int    pvr_value;
  77
  78         char            *cpu_name;
  79         unsigned long   cpu_features;           /* Kernel features */
  80         unsigned int    cpu_user_features;      /* Userland features */
  81
  82         /* cache line sizes */
  83         unsigned int    icache_bsize;
  84         unsigned int    dcache_bsize;
  85
  86         /* number of performance monitor counters */
  87         unsigned int    num_pmcs;
  88         enum powerpc_pmc_type pmc_type;
  89
  90         /* this is called to initialize various CPU bits like L1 cache,
  91          * BHT, SPD, etc... from head.S before branching to identify_machine
  92          */
  93         cpu_setup_t     cpu_setup;
  94         /* Used to restore cpu setup on secondary processors and at resume */
  95         cpu_restore_t   cpu_restore;
  96
  97         /* Used by oprofile userspace to select the right counters */
  98         char            *oprofile_cpu_type;
  99
 100         /* Processor specific oprofile operations */
 101         enum powerpc_oprofile_type oprofile_type;
 102
 103         /* Bit locations inside the mmcra change */
 104         unsigned long   oprofile_mmcra_sihv;
 105         unsigned long   oprofile_mmcra_sipr;
 106
 107         /* Bits to clear during an oprofile exception */
 108         unsigned long   oprofile_mmcra_clear;
 109
 110         /* Name of processor class, for the ELF AT_PLATFORM entry */
 111         char            *platform;
 112
 113         /* Processor specific machine check handling. Return negative
 114          * if the error is fatal, 1 if it was fully recovered and 0 to
 115          * pass up (not CPU originated) */
 116         int             (*machine_check)(struct pt_regs *regs);
 117 };
 118
 119 extern struct cpu_spec          *cur_cpu_spec;
 120
 121 extern unsigned int __start___ftr_fixup, __stop___ftr_fixup;
 122
 123 extern struct cpu_spec *identify_cpu(unsigned long offset, unsigned int pvr);
 124 extern void do_feature_fixups(unsigned long value, void *fixup_start,
 125                               void *fixup_end);
 126
 127 #endif /* __ASSEMBLY__ */
 128
 129 /* CPU kernel features */
 130
 131 /* Retain the 32b definitions all use bottom half of word */
 132 #define CPU_FTR_COHERENT_ICACHE         ASM_CONST(0x0000000000000001)
 133 #define CPU_FTR_L2CR                    ASM_CONST(0x0000000000000002)
 134 #define CPU_FTR_SPEC7450                ASM_CONST(0x0000000000000004)
 135 #define CPU_FTR_ALTIVEC                 ASM_CONST(0x0000000000000008)
 136 #define CPU_FTR_TAU                     ASM_CONST(0x0000000000000010)
 137 #define CPU_FTR_CAN_DOZE                ASM_CONST(0x0000000000000020)
 138 #define CPU_FTR_USE_TB                  ASM_CONST(0x0000000000000040)
 139 #define CPU_FTR_L2CSR                   ASM_CONST(0x0000000000000080)
 140 #define CPU_FTR_601                     ASM_CONST(0x0000000000000100)
 141 #define CPU_FTR_HPTE_TABLE              ASM_CONST(0x0000000000000200)
 142 #define CPU_FTR_CAN_NAP                 ASM_CONST(0x0000000000000400)
 143 #define CPU_FTR_L3CR                    ASM_CONST(0x0000000000000800)
 144 #define CPU_FTR_L3_DISABLE_NAP          ASM_CONST(0x0000000000001000)
 145 #define CPU_FTR_NAP_DISABLE_L2_PR       ASM_CONST(0x0000000000002000)
 146 #define CPU_FTR_DUAL_PLL_750FX          ASM_CONST(0x0000000000004000)
 147 #define CPU_FTR_NO_DPM                  ASM_CONST(0x0000000000008000)
 148 #define CPU_FTR_HAS_HIGH_BATS           ASM_CONST(0x0000000000010000)
 149 #define CPU_FTR_NEED_COHERENT           ASM_CONST(0x0000000000020000)
 150 #define CPU_FTR_NO_BTIC                 ASM_CONST(0x0000000000040000)
 151 #define CPU_FTR_BIG_PHYS                ASM_CONST(0x0000000000080000)
 152 #define CPU_FTR_NODSISRALIGN            ASM_CONST(0x0000000000100000)
 153 #define CPU_FTR_PPC_LE                  ASM_CONST(0x0000000000200000)
 154 #define CPU_FTR_REAL_LE                 ASM_CONST(0x0000000000400000)
 155 #define CPU_FTR_FPU_UNAVAILABLE         ASM_CONST(0x0000000000800000)
 156 #define CPU_FTR_UNIFIED_ID_CACHE        ASM_CONST(0x0000000001000000)
 157 #define CPU_FTR_SPE                     ASM_CONST(0x0000000002000000)
 158 #define CPU_FTR_NEED_PAIRED_STWCX       ASM_CONST(0x0000000004000000)
 159 #define CPU_FTR_LWSYNC                  ASM_CONST(0x0000000008000000)
 160
 161 /*
 162  * Add the 64-bit processor unique features in the top half of the word;
 163  * on 32-bit, make the names available but defined to be 0.
 164  */
 165 #ifdef __powerpc64__
 166 #define LONG_ASM_CONST(x)               ASM_CONST(x)
 167 #else
 168 #define LONG_ASM_CONST(x)               0
 169 #endif
 170
 171 #define CPU_FTR_SLB                     LONG_ASM_CONST(0x0000000100000000)
 172 #define CPU_FTR_16M_PAGE                LONG_ASM_CONST(0x0000000200000000)
 173 #define CPU_FTR_TLBIEL                  LONG_ASM_CONST(0x0000000400000000)
 174 #define CPU_FTR_NOEXECUTE               LONG_ASM_CONST(0x0000000800000000)
 175 #define CPU_FTR_IABR                    LONG_ASM_CONST(0x0000002000000000)
 176 #define CPU_FTR_MMCRA                   LONG_ASM_CONST(0x0000004000000000)
 177 #define CPU_FTR_CTRL                    LONG_ASM_CONST(0x0000008000000000)
 178 #define CPU_FTR_SMT                     LONG_ASM_CONST(0x0000010000000000)
 179 #define CPU_FTR_LOCKLESS_TLBIE          LONG_ASM_CONST(0x0000040000000000)
 180 #define CPU_FTR_CI_LARGE_PAGE           LONG_ASM_CONST(0x0000100000000000)
 181 #define CPU_FTR_PAUSE_ZERO              LONG_ASM_CONST(0x0000200000000000)
 182 #define CPU_FTR_PURR                    LONG_ASM_CONST(0x0000400000000000)
 183 #define CPU_FTR_CELL_TB_BUG             LONG_ASM_CONST(0x0000800000000000)
 184 #define CPU_FTR_SPURR                   LONG_ASM_CONST(0x0001000000000000)
 185 #define CPU_FTR_DSCR                    LONG_ASM_CONST(0x0002000000000000)
 186 #define CPU_FTR_1T_SEGMENT              LONG_ASM_CONST(0x0004000000000000)
 187 #define CPU_FTR_NO_SLBIE_B              LONG_ASM_CONST(0x0008000000000000)
 188 #define CPU_FTR_VSX                     LONG_ASM_CONST(0x0010000000000000)
 189
 190 #ifndef __ASSEMBLY__
 191
 192 #define CPU_FTR_PPCAS_ARCH_V2   (CPU_FTR_SLB | \
 193                                  CPU_FTR_TLBIEL | CPU_FTR_NOEXECUTE | \
 194                                  CPU_FTR_NODSISRALIGN | CPU_FTR_16M_PAGE)
 195
 196 /* We only set the altivec features if the kernel was compiled with altivec
 197  * support
 198  */
 199 #ifdef CONFIG_ALTIVEC
 200 #define CPU_FTR_ALTIVEC_COMP    CPU_FTR_ALTIVEC
 201 #define PPC_FEATURE_HAS_ALTIVEC_COMP PPC_FEATURE_HAS_ALTIVEC
 202 #else
 203 #define CPU_FTR_ALTIVEC_COMP    0
 204 #define PPC_FEATURE_HAS_ALTIVEC_COMP    0
 205 #endif
 206
 207 /* We only set the VSX features if the kernel was compiled with VSX
 208  * support
 209  */
 210 #ifdef CONFIG_VSX
 211 #define CPU_FTR_VSX_COMP        CPU_FTR_VSX
 212 #define PPC_FEATURE_HAS_VSX_COMP PPC_FEATURE_HAS_VSX
 213 #else
 214 #define CPU_FTR_VSX_COMP        0
 215 #define PPC_FEATURE_HAS_VSX_COMP    0
 216 #endif
 217
 218 /* We only set the spe features if the kernel was compiled with spe
 219  * support
 220  */
 221 #ifdef CONFIG_SPE
 222 #define CPU_FTR_SPE_COMP        CPU_FTR_SPE
 223 #define PPC_FEATURE_HAS_SPE_COMP PPC_FEATURE_HAS_SPE
 224 #define PPC_FEATURE_HAS_EFP_SINGLE_COMP PPC_FEATURE_HAS_EFP_SINGLE
 225 #define PPC_FEATURE_HAS_EFP_DOUBLE_COMP PPC_FEATURE_HAS_EFP_DOUBLE
 226 #else
 227 #define CPU_FTR_SPE_COMP        0
 228 #define PPC_FEATURE_HAS_SPE_COMP    0
 229 #define PPC_FEATURE_HAS_EFP_SINGLE_COMP 0
 230 #define PPC_FEATURE_HAS_EFP_DOUBLE_COMP 0
 231 #endif
 232
 233 /* We need to mark all pages as being coherent if we're SMP or we have a
 234  * 74[45]x and an MPC107 host bridge. Also 83xx and PowerQUICC II
 235  * require it for PCI "streaming/prefetch" to work properly.
 236  */
 237 #if defined(CONFIG_SMP) || defined(CONFIG_MPC10X_BRIDGE) \
 238         || defined(CONFIG_PPC_83xx) || defined(CONFIG_8260)
 239 #define CPU_FTR_COMMON                  CPU_FTR_NEED_COHERENT
 240 #else
 241 #define CPU_FTR_COMMON                  0
 242 #endif
 243
 244 /* The powersave features NAP & DOZE seems to confuse BDI when
 245    debugging. So if a BDI is used, disable theses
 246  */
 247 #ifndef CONFIG_BDI_SWITCH
 248 #define CPU_FTR_MAYBE_CAN_DOZE  CPU_FTR_CAN_DOZE
 249 #define CPU_FTR_MAYBE_CAN_NAP   CPU_FTR_CAN_NAP
 250 #else
 251 #define CPU_FTR_MAYBE_CAN_DOZE  0
 252 #define CPU_FTR_MAYBE_CAN_NAP   0
 253 #endif
 254
 255 #define CLASSIC_PPC (!defined(CONFIG_8xx) && !defined(CONFIG_4xx) && \
 256                      !defined(CONFIG_POWER3) && !defined(CONFIG_POWER4) && \
 257                      !defined(CONFIG_BOOKE))
 258
 259 #define CPU_FTRS_PPC601 (CPU_FTR_COMMON | CPU_FTR_601 | CPU_FTR_HPTE_TABLE | \
 260         CPU_FTR_COHERENT_ICACHE | CPU_FTR_UNIFIED_ID_CACHE)
 261 #define CPU_FTRS_603    (CPU_FTR_COMMON | \
 262             CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
 263             CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
 264 #define CPU_FTRS_604    (CPU_FTR_COMMON | \
 265             CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE | CPU_FTR_PPC_LE)
 266 #define CPU_FTRS_740_NOTAU      (CPU_FTR_COMMON | \
 267             CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
 268             CPU_FTR_HPTE_TABLE | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
 269 #define CPU_FTRS_740    (CPU_FTR_COMMON | \
 270             CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
 271             CPU_FTR_TAU | CPU_FTR_HPTE_TABLE | CPU_FTR_MAYBE_CAN_NAP | \
 272             CPU_FTR_PPC_LE)
 273 #define CPU_FTRS_750    (CPU_FTR_COMMON | \
 274             CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
 275             CPU_FTR_TAU | CPU_FTR_HPTE_TABLE | CPU_FTR_MAYBE_CAN_NAP | \
 276             CPU_FTR_PPC_LE)
 277 #define CPU_FTRS_750CL  (CPU_FTRS_750 | CPU_FTR_HAS_HIGH_BATS)
 278 #define CPU_FTRS_750FX1 (CPU_FTRS_750 | CPU_FTR_DUAL_PLL_750FX | CPU_FTR_NO_DPM)
 279 #define CPU_FTRS_750FX2 (CPU_FTRS_750 | CPU_FTR_NO_DPM)
 280 #define CPU_FTRS_750FX  (CPU_FTRS_750 | CPU_FTR_DUAL_PLL_750FX | \
 281                 CPU_FTR_HAS_HIGH_BATS)
 282 #define CPU_FTRS_750GX  (CPU_FTRS_750FX)
 283 #define CPU_FTRS_7400_NOTAU     (CPU_FTR_COMMON | \
 284             CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
 285             CPU_FTR_ALTIVEC_COMP | CPU_FTR_HPTE_TABLE | \
 286             CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
 287 #define CPU_FTRS_7400   (CPU_FTR_COMMON | \
 288             CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
 289             CPU_FTR_TAU | CPU_FTR_ALTIVEC_COMP | CPU_FTR_HPTE_TABLE | \
 290             CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
 291 #define CPU_FTRS_7450_20        (CPU_FTR_COMMON | \
 292             CPU_FTR_USE_TB | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
 293             CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
 294             CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
 295 #define CPU_FTRS_7450_21        (CPU_FTR_COMMON | \
 296             CPU_FTR_USE_TB | \
 297             CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
 298             CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
 299             CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_L3_DISABLE_NAP | \
 300             CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
 301 #define CPU_FTRS_7450_23        (CPU_FTR_COMMON | \
 302             CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \
 303             CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
 304             CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
 305             CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE)
 306 #define CPU_FTRS_7455_1 (CPU_FTR_COMMON | \
 307             CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \
 308             CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | CPU_FTR_L3CR | \
 309             CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | CPU_FTR_HAS_HIGH_BATS | \
 310             CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE)
 311 #define CPU_FTRS_7455_20        (CPU_FTR_COMMON | \
 312             CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \
 313             CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
 314             CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
 315             CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_L3_DISABLE_NAP | \
 316             CPU_FTR_NEED_COHERENT | CPU_FTR_HAS_HIGH_BATS | CPU_FTR_PPC_LE)
 317 #define CPU_FTRS_7455   (CPU_FTR_COMMON | \
 318             CPU_FTR_USE_TB | \
 319             CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
 320             CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
 321             CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
 322             CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
 323 #define CPU_FTRS_7447_10        (CPU_FTR_COMMON | \
 324             CPU_FTR_USE_TB | \
 325             CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
 326             CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
 327             CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
 328             CPU_FTR_NEED_COHERENT | CPU_FTR_NO_BTIC | CPU_FTR_PPC_LE | \
 329             CPU_FTR_NEED_PAIRED_STWCX)
 330 #define CPU_FTRS_7447   (CPU_FTR_COMMON | \
 331             CPU_FTR_USE_TB | \
 332             CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
 333             CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
 334             CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
 335             CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
 336 #define CPU_FTRS_7447A  (CPU_FTR_COMMON | \
 337             CPU_FTR_USE_TB | \
 338             CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
 339             CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
 340             CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
 341             CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
 342 #define CPU_FTRS_7448   (CPU_FTR_COMMON | \
 343             CPU_FTR_USE_TB | \
 344             CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
 345             CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
 346             CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
 347             CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
 348 #define CPU_FTRS_82XX   (CPU_FTR_COMMON | \
 349             CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB)
 350 #define CPU_FTRS_G2_LE  (CPU_FTR_COMMON | CPU_FTR_MAYBE_CAN_DOZE | \
 351             CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_HAS_HIGH_BATS)
 352 #define CPU_FTRS_E300   (CPU_FTR_MAYBE_CAN_DOZE | \
 353             CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_HAS_HIGH_BATS | \
 354             CPU_FTR_COMMON)
 355 #define CPU_FTRS_E300C2 (CPU_FTR_MAYBE_CAN_DOZE | \
 356             CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_HAS_HIGH_BATS | \
 357             CPU_FTR_COMMON | CPU_FTR_FPU_UNAVAILABLE)
 358 #define CPU_FTRS_CLASSIC32      (CPU_FTR_COMMON | \
 359             CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE)
 360 #define CPU_FTRS_8XX    (CPU_FTR_USE_TB)
 361 #define CPU_FTRS_40X    (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN)
 362 #define CPU_FTRS_44X    (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN)
 363 #define CPU_FTRS_E200   (CPU_FTR_USE_TB | CPU_FTR_SPE_COMP | \
 364             CPU_FTR_NODSISRALIGN | CPU_FTR_COHERENT_ICACHE | \
 365             CPU_FTR_UNIFIED_ID_CACHE)
 366 #define CPU_FTRS_E500   (CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
 367             CPU_FTR_SPE_COMP | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_NODSISRALIGN)
 368 #define CPU_FTRS_E500_2 (CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
 369             CPU_FTR_SPE_COMP | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_BIG_PHYS | \
 370             CPU_FTR_NODSISRALIGN)
 371 #define CPU_FTRS_E500MC (CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
 372             CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_BIG_PHYS | CPU_FTR_NODSISRALIGN | \
 373             CPU_FTR_L2CSR | CPU_FTR_LWSYNC)
 374 #define CPU_FTRS_GENERIC_32     (CPU_FTR_COMMON | CPU_FTR_NODSISRALIGN)
 375
 376 /* 64-bit CPUs */
 377 #define CPU_FTRS_POWER3 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
 378             CPU_FTR_HPTE_TABLE | CPU_FTR_IABR | CPU_FTR_PPC_LE)
 379 #define CPU_FTRS_RS64   (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
 380             CPU_FTR_HPTE_TABLE | CPU_FTR_IABR | \
 381             CPU_FTR_MMCRA | CPU_FTR_CTRL)
 382 #define CPU_FTRS_POWER4 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
 383             CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
 384             CPU_FTR_MMCRA)
 385 #define CPU_FTRS_PPC970 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
 386             CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
 387             CPU_FTR_ALTIVEC_COMP | CPU_FTR_CAN_NAP | CPU_FTR_MMCRA)
 388 #define CPU_FTRS_POWER5 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
 389             CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
 390             CPU_FTR_MMCRA | CPU_FTR_SMT | \
 391             CPU_FTR_COHERENT_ICACHE | CPU_FTR_LOCKLESS_TLBIE | \
 392             CPU_FTR_PURR)
 393 #define CPU_FTRS_POWER6 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
 394             CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
 395             CPU_FTR_MMCRA | CPU_FTR_SMT | \
 396             CPU_FTR_COHERENT_ICACHE | CPU_FTR_LOCKLESS_TLBIE | \
 397             CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \
 398             CPU_FTR_DSCR)
 399 #define CPU_FTRS_POWER7 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
 400             CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
 401             CPU_FTR_MMCRA | CPU_FTR_SMT | \
 402             CPU_FTR_COHERENT_ICACHE | CPU_FTR_LOCKLESS_TLBIE | \
 403             CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \
 404             CPU_FTR_DSCR)
 405 #define CPU_FTRS_CELL   (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
 406             CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
 407             CPU_FTR_ALTIVEC_COMP | CPU_FTR_MMCRA | CPU_FTR_SMT | \
 408             CPU_FTR_PAUSE_ZERO | CPU_FTR_CI_LARGE_PAGE | CPU_FTR_CELL_TB_BUG)
 409 #define CPU_FTRS_PA6T (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
 410             CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | \
 411             CPU_FTR_ALTIVEC_COMP | CPU_FTR_CI_LARGE_PAGE | \
 412             CPU_FTR_PURR | CPU_FTR_REAL_LE | CPU_FTR_NO_SLBIE_B)
 413 #define CPU_FTRS_COMPATIBLE     (CPU_FTR_USE_TB | \
 414             CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2)
 415
 416 #ifdef __powerpc64__
 417 #define CPU_FTRS_POSSIBLE       \
 418             (CPU_FTRS_POWER3 | CPU_FTRS_RS64 | CPU_FTRS_POWER4 |        \
 419             CPU_FTRS_PPC970 | CPU_FTRS_POWER5 | CPU_FTRS_POWER6 |       \
 420             CPU_FTRS_POWER7 | CPU_FTRS_CELL | CPU_FTRS_PA6T |           \
 421             CPU_FTR_1T_SEGMENT | CPU_FTR_VSX)
 422 #else
 423 enum {
 424         CPU_FTRS_POSSIBLE =
 425 #if CLASSIC_PPC
 426             CPU_FTRS_PPC601 | CPU_FTRS_603 | CPU_FTRS_604 | CPU_FTRS_740_NOTAU |
 427             CPU_FTRS_740 | CPU_FTRS_750 | CPU_FTRS_750FX1 |
 428             CPU_FTRS_750FX2 | CPU_FTRS_750FX | CPU_FTRS_750GX |
 429             CPU_FTRS_7400_NOTAU | CPU_FTRS_7400 | CPU_FTRS_7450_20 |
 430             CPU_FTRS_7450_21 | CPU_FTRS_7450_23 | CPU_FTRS_7455_1 |
 431             CPU_FTRS_7455_20 | CPU_FTRS_7455 | CPU_FTRS_7447_10 |
 432             CPU_FTRS_7447 | CPU_FTRS_7447A | CPU_FTRS_82XX |
 433             CPU_FTRS_G2_LE | CPU_FTRS_E300 | CPU_FTRS_E300C2 |
 434             CPU_FTRS_CLASSIC32 |
 435 #else
 436             CPU_FTRS_GENERIC_32 |
 437 #endif
 438 #ifdef CONFIG_8xx
 439             CPU_FTRS_8XX |
 440 #endif
 441 #ifdef CONFIG_40x
 442             CPU_FTRS_40X |
 443 #endif
 444 #ifdef CONFIG_44x
 445             CPU_FTRS_44X |
 446 #endif
 447 #ifdef CONFIG_E200
 448             CPU_FTRS_E200 |
 449 #endif
 450 #ifdef CONFIG_E500
 451             CPU_FTRS_E500 | CPU_FTRS_E500_2 | CPU_FTRS_E500MC |
 452 #endif
 453             0,
 454 };
 455 #endif /* __powerpc64__ */
 456
 457 #ifdef __powerpc64__
 458 #define CPU_FTRS_ALWAYS         \
 459             (CPU_FTRS_POWER3 & CPU_FTRS_RS64 & CPU_FTRS_POWER4 &        \
 460             CPU_FTRS_PPC970 & CPU_FTRS_POWER5 & CPU_FTRS_POWER6 &       \
 461             CPU_FTRS_POWER7 & CPU_FTRS_CELL & CPU_FTRS_PA6T & CPU_FTRS_POSSIBLE)
 462 #else
 463 enum {
 464         CPU_FTRS_ALWAYS =
 465 #if CLASSIC_PPC
 466             CPU_FTRS_PPC601 & CPU_FTRS_603 & CPU_FTRS_604 & CPU_FTRS_740_NOTAU &
 467             CPU_FTRS_740 & CPU_FTRS_750 & CPU_FTRS_750FX1 &
 468             CPU_FTRS_750FX2 & CPU_FTRS_750FX & CPU_FTRS_750GX &
 469             CPU_FTRS_7400_NOTAU & CPU_FTRS_7400 & CPU_FTRS_7450_20 &
 470             CPU_FTRS_7450_21 & CPU_FTRS_7450_23 & CPU_FTRS_7455_1 &
 471             CPU_FTRS_7455_20 & CPU_FTRS_7455 & CPU_FTRS_7447_10 &
 472             CPU_FTRS_7447 & CPU_FTRS_7447A & CPU_FTRS_82XX &
 473             CPU_FTRS_G2_LE & CPU_FTRS_E300 & CPU_FTRS_E300C2 &
 474             CPU_FTRS_CLASSIC32 &
 475 #else
 476             CPU_FTRS_GENERIC_32 &
 477 #endif
 478 #ifdef CONFIG_8xx
 479             CPU_FTRS_8XX &
 480 #endif
 481 #ifdef CONFIG_40x
 482             CPU_FTRS_40X &
 483 #endif
 484 #ifdef CONFIG_44x
 485             CPU_FTRS_44X &
 486 #endif
 487 #ifdef CONFIG_E200
 488             CPU_FTRS_E200 &
 489 #endif
 490 #ifdef CONFIG_E500
 491             CPU_FTRS_E500 & CPU_FTRS_E500_2 & CPU_FTRS_E500MC &
 492 #endif
 493             CPU_FTRS_POSSIBLE,
 494 };
 495 #endif /* __powerpc64__ */
 496
 497 static inline int cpu_has_feature(unsigned long feature)
 498 {
 499         return (CPU_FTRS_ALWAYS & feature) ||
 500                (CPU_FTRS_POSSIBLE
 501                 & cur_cpu_spec->cpu_features
 502                 & feature);
 503 }
 504
 505 #endif /* !__ASSEMBLY__ */
 506
 507 #endif /* __KERNEL__ */
 508 #endif /* __ASM_POWERPC_CPUTABLE_H */