2 * MUSB OTG driver host support
4 * Copyright 2005 Mentor Graphics Corporation
5 * Copyright (C) 2005-2006 by Texas Instruments
6 * Copyright (C) 2006-2007 Nokia Corporation
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License
10 * version 2 as published by the Free Software Foundation.
12 * This program is distributed in the hope that it will be useful, but
13 * WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * General Public License for more details.
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
22 * THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
23 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
24 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
25 * NO EVENT SHALL THE AUTHORS BE LIABLE FOR ANY DIRECT, INDIRECT,
26 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
27 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
28 * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
29 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
31 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35 #include <linux/module.h>
36 #include <linux/kernel.h>
37 #include <linux/delay.h>
38 #include <linux/sched.h>
39 #include <linux/slab.h>
40 #include <linux/errno.h>
41 #include <linux/init.h>
42 #include <linux/list.h>
44 #include "musb_core.h"
45 #include "musb_host.h"
48 /* MUSB HOST status 22-mar-2006
50 * - There's still lots of partial code duplication for fault paths, so
51 * they aren't handled as consistently as they need to be.
53 * - PIO mostly behaved when last tested.
54 * + including ep0, with all usbtest cases 9, 10
55 * + usbtest 14 (ep0out) doesn't seem to run at all
56 * + double buffered OUT/TX endpoints saw stalls(!) with certain usbtest
57 * configurations, but otherwise double buffering passes basic tests.
58 * + for 2.6.N, for N > ~10, needs API changes for hcd framework.
60 * - DMA (CPPI) ... partially behaves, not currently recommended
61 * + about 1/15 the speed of typical EHCI implementations (PCI)
62 * + RX, all too often reqpkt seems to misbehave after tx
63 * + TX, no known issues (other than evident silicon issue)
65 * - DMA (Mentor/OMAP) ...has at least toggle update problems
67 * - Still no traffic scheduling code to make NAKing for bulk or control
68 * transfers unable to starve other requests; or to make efficient use
69 * of hardware with periodic transfers. (Note that network drivers
70 * commonly post bulk reads that stay pending for a long time; these
71 * would make very visible trouble.)
73 * - Not tested with HNP, but some SRP paths seem to behave.
75 * NOTE 24-August-2006:
77 * - Bulk traffic finally uses both sides of hardware ep1, freeing up an
78 * extra endpoint for periodic use enabling hub + keybd + mouse. That
79 * mostly works, except that with "usbnet" it's easy to trigger cases
80 * with "ping" where RX loses. (a) ping to davinci, even "ping -f",
81 * fine; but (b) ping _from_ davinci, even "ping -c 1", ICMP RX loses
82 * although ARP RX wins. (That test was done with a full speed link.)
87 * NOTE on endpoint usage:
89 * CONTROL transfers all go through ep0. BULK ones go through dedicated IN
90 * and OUT endpoints ... hardware is dedicated for those "async" queue(s).
92 * (Yes, bulk _could_ use more of the endpoints than that, and would even
93 * benefit from it ... one remote device may easily be NAKing while others
94 * need to perform transfers in that same direction. The same thing could
95 * be done in software though, assuming dma cooperates.)
97 * INTERUPPT and ISOCHRONOUS transfers are scheduled to the other endpoints.
98 * So far that scheduling is both dumb and optimistic: the endpoint will be
99 * "claimed" until its software queue is no longer refilled. No multiplexing
100 * of transfers between endpoints, or anything clever.
104 static void musb_ep_program(struct musb *musb, u8 epnum,
105 struct urb *urb, unsigned int nOut,
109 * Clear TX fifo. Needed to avoid BABBLE errors.
111 static inline void musb_h_tx_flush_fifo(struct musb_hw_ep *ep)
113 void __iomem *epio = ep->regs;
117 csr = musb_readw(epio, MUSB_TXCSR);
118 while (csr & MUSB_TXCSR_FIFONOTEMPTY) {
119 DBG(5, "Host TX FIFONOTEMPTY csr: %02x\n", csr);
120 csr |= MUSB_TXCSR_FLUSHFIFO;
121 musb_writew(epio, MUSB_TXCSR, csr);
122 csr = musb_readw(epio, MUSB_TXCSR);
124 ERR("Could not flush host TX fifo: csr: %04x\n", csr);
132 * Start transmit. Caller is responsible for locking shared resources.
133 * musb must be locked.
135 static inline void musb_h_tx_start(struct musb_hw_ep *ep)
139 /* NOTE: no locks here; caller should lock and select EP */
141 txcsr = musb_readw(ep->regs, MUSB_TXCSR);
142 txcsr |= MUSB_TXCSR_TXPKTRDY | MUSB_TXCSR_H_WZC_BITS;
143 musb_writew(ep->regs, MUSB_TXCSR, txcsr);
145 txcsr = MUSB_CSR0_H_SETUPPKT | MUSB_CSR0_TXPKTRDY;
146 musb_writew(ep->regs, MUSB_CSR0, txcsr);
151 static inline void cppi_host_txdma_start(struct musb_hw_ep *ep)
155 /* NOTE: no locks here; caller should lock and select EP */
156 txcsr = musb_readw(ep->regs, MUSB_TXCSR);
157 txcsr |= MUSB_TXCSR_DMAENAB | MUSB_TXCSR_H_WZC_BITS;
158 musb_writew(ep->regs, MUSB_TXCSR, txcsr);
162 * Start the URB at the front of an endpoint's queue
163 * end must be claimed from the caller.
165 * Context: controller locked, irqs blocked
168 musb_start_urb(struct musb *musb, int is_in, struct musb_qh *qh)
173 void __iomem *mbase = musb->mregs;
174 struct urb *urb = next_urb(qh);
175 struct musb_hw_ep *hw_ep = qh->hw_ep;
176 unsigned pipe = urb->pipe;
177 u8 address = usb_pipedevice(pipe);
178 int epnum = hw_ep->epnum;
180 /* initialize software qh state */
184 /* gather right source of data */
186 case USB_ENDPOINT_XFER_CONTROL:
187 /* control transfers always start with SETUP */
190 musb->ep0_stage = MUSB_EP0_START;
191 buf = urb->setup_packet;
194 case USB_ENDPOINT_XFER_ISOC:
197 buf = urb->transfer_buffer + urb->iso_frame_desc[0].offset;
198 len = urb->iso_frame_desc[0].length;
200 default: /* bulk, interrupt */
201 buf = urb->transfer_buffer;
202 len = urb->transfer_buffer_length;
205 DBG(4, "qh %p urb %p dev%d ep%d%s%s, hw_ep %d, %p/%d\n",
206 qh, urb, address, qh->epnum,
207 is_in ? "in" : "out",
208 ({char *s; switch (qh->type) {
209 case USB_ENDPOINT_XFER_CONTROL: s = ""; break;
210 case USB_ENDPOINT_XFER_BULK: s = "-bulk"; break;
211 case USB_ENDPOINT_XFER_ISOC: s = "-iso"; break;
212 default: s = "-intr"; break;
216 /* Configure endpoint */
217 if (is_in || hw_ep->is_shared_fifo)
221 musb_ep_program(musb, epnum, urb, !is_in, buf, len);
223 /* transmit may have more work: start it when it is time */
227 /* determine if the time is right for a periodic transfer */
229 case USB_ENDPOINT_XFER_ISOC:
230 case USB_ENDPOINT_XFER_INT:
231 DBG(3, "check whether there's still time for periodic Tx\n");
233 frame = musb_readw(mbase, MUSB_FRAME);
234 /* FIXME this doesn't implement that scheduling policy ...
235 * or handle framecounter wrapping
237 if ((urb->transfer_flags & URB_ISO_ASAP)
238 || (frame >= urb->start_frame)) {
239 /* REVISIT the SOF irq handler shouldn't duplicate
240 * this code; and we don't init urb->start_frame...
245 qh->frame = urb->start_frame;
246 /* enable SOF interrupt so we can count down */
247 DBG(1, "SOF for %d\n", epnum);
248 #if 1 /* ifndef CONFIG_ARCH_DAVINCI */
249 musb_writeb(mbase, MUSB_INTRUSBE, 0xff);
255 DBG(4, "Start TX%d %s\n", epnum,
256 hw_ep->tx_channel ? "dma" : "pio");
258 if (!hw_ep->tx_channel)
259 musb_h_tx_start(hw_ep);
260 else if (is_cppi_enabled() || tusb_dma_omap())
261 cppi_host_txdma_start(hw_ep);
265 /* caller owns controller lock, irqs are blocked */
267 __musb_giveback(struct musb *musb, struct urb *urb, int status)
268 __releases(musb->lock)
269 __acquires(musb->lock)
271 DBG(({ int level; switch (urb->status) {
275 /* common/boring faults */
286 "complete %p (%d), dev%d ep%d%s, %d/%d\n",
288 usb_pipedevice(urb->pipe),
289 usb_pipeendpoint(urb->pipe),
290 usb_pipein(urb->pipe) ? "in" : "out",
291 urb->actual_length, urb->transfer_buffer_length
294 spin_unlock(&musb->lock);
295 usb_hcd_giveback_urb(musb_to_hcd(musb), urb, status);
296 spin_lock(&musb->lock);
299 /* for bulk/interrupt endpoints only */
301 musb_save_toggle(struct musb_hw_ep *ep, int is_in, struct urb *urb)
303 struct usb_device *udev = urb->dev;
305 void __iomem *epio = ep->regs;
308 /* FIXME: the current Mentor DMA code seems to have
309 * problems getting toggle correct.
312 if (is_in || ep->is_shared_fifo)
318 csr = musb_readw(epio, MUSB_TXCSR);
319 usb_settoggle(udev, qh->epnum, 1,
320 (csr & MUSB_TXCSR_H_DATATOGGLE)
323 csr = musb_readw(epio, MUSB_RXCSR);
324 usb_settoggle(udev, qh->epnum, 0,
325 (csr & MUSB_RXCSR_H_DATATOGGLE)
330 /* caller owns controller lock, irqs are blocked */
331 static struct musb_qh *
332 musb_giveback(struct musb_qh *qh, struct urb *urb, int status)
335 struct musb_hw_ep *ep = qh->hw_ep;
336 struct musb *musb = ep->musb;
337 int ready = qh->is_ready;
339 if (ep->is_shared_fifo)
342 is_in = usb_pipein(urb->pipe);
344 /* save toggle eagerly, for paranoia */
346 case USB_ENDPOINT_XFER_BULK:
347 case USB_ENDPOINT_XFER_INT:
348 musb_save_toggle(ep, is_in, urb);
350 case USB_ENDPOINT_XFER_ISOC:
351 if (status == 0 && urb->error_count)
356 usb_hcd_unlink_urb_from_ep(musb_to_hcd(musb), urb);
359 __musb_giveback(musb, urb, status);
360 qh->is_ready = ready;
362 /* reclaim resources (and bandwidth) ASAP; deschedule it, and
363 * invalidate qh as soon as list_empty(&hep->urb_list)
365 if (list_empty(&qh->hep->urb_list)) {
366 struct list_head *head;
373 /* clobber old pointers to this qh */
374 if (is_in || ep->is_shared_fifo)
378 qh->hep->hcpriv = NULL;
382 case USB_ENDPOINT_XFER_ISOC:
383 case USB_ENDPOINT_XFER_INT:
384 /* this is where periodic bandwidth should be
385 * de-allocated if it's tracked and allocated;
386 * and where we'd update the schedule tree...
388 musb->periodic[ep->epnum] = NULL;
393 case USB_ENDPOINT_XFER_CONTROL:
394 case USB_ENDPOINT_XFER_BULK:
395 /* fifo policy for these lists, except that NAKing
396 * should rotate a qh to the end (for fairness).
398 head = qh->ring.prev;
409 * Advance this hardware endpoint's queue, completing the specified urb and
410 * advancing to either the next urb queued to that qh, or else invalidating
411 * that qh and advancing to the next qh scheduled after the current one.
413 * Context: caller owns controller lock, irqs are blocked
416 musb_advance_schedule(struct musb *musb, struct urb *urb,
417 struct musb_hw_ep *hw_ep, int is_in)
421 if (is_in || hw_ep->is_shared_fifo)
425 qh = musb_giveback(qh, urb, 0);
427 if (qh && qh->is_ready && !list_empty(&qh->hep->urb_list)) {
428 DBG(4, "... next ep%d %cX urb %p\n",
429 hw_ep->epnum, is_in ? 'R' : 'T',
431 musb_start_urb(musb, is_in, qh);
435 static inline u16 musb_h_flush_rxfifo(struct musb_hw_ep *hw_ep, u16 csr)
437 /* we don't want fifo to fill itself again;
438 * ignore dma (various models),
439 * leave toggle alone (may not have been saved yet)
441 csr |= MUSB_RXCSR_FLUSHFIFO | MUSB_RXCSR_RXPKTRDY;
442 csr &= ~(MUSB_RXCSR_H_REQPKT
443 | MUSB_RXCSR_H_AUTOREQ
444 | MUSB_RXCSR_AUTOCLEAR);
446 /* write 2x to allow double buffering */
447 musb_writew(hw_ep->regs, MUSB_RXCSR, csr);
448 musb_writew(hw_ep->regs, MUSB_RXCSR, csr);
450 /* flush writebuffer */
451 return musb_readw(hw_ep->regs, MUSB_RXCSR);
455 * PIO RX for a packet (or part of it).
458 musb_host_packet_rx(struct musb *musb, struct urb *urb, u8 epnum, u8 iso_err)
466 struct musb_hw_ep *hw_ep = musb->endpoints + epnum;
467 void __iomem *epio = hw_ep->regs;
468 struct musb_qh *qh = hw_ep->in_qh;
469 int pipe = urb->pipe;
470 void *buffer = urb->transfer_buffer;
472 /* musb_ep_select(mbase, epnum); */
473 rx_count = musb_readw(epio, MUSB_RXCOUNT);
474 DBG(3, "RX%d count %d, buffer %p len %d/%d\n", epnum, rx_count,
475 urb->transfer_buffer, qh->offset,
476 urb->transfer_buffer_length);
479 if (usb_pipeisoc(pipe)) {
481 struct usb_iso_packet_descriptor *d;
488 d = urb->iso_frame_desc + qh->iso_idx;
489 buf = buffer + d->offset;
491 if (rx_count > length) {
496 DBG(2, "** OVERFLOW %d into %d\n", rx_count, length);
500 urb->actual_length += length;
501 d->actual_length = length;
505 /* see if we are done */
506 done = (++qh->iso_idx >= urb->number_of_packets);
509 buf = buffer + qh->offset;
510 length = urb->transfer_buffer_length - qh->offset;
511 if (rx_count > length) {
512 if (urb->status == -EINPROGRESS)
513 urb->status = -EOVERFLOW;
514 DBG(2, "** OVERFLOW %d into %d\n", rx_count, length);
518 urb->actual_length += length;
519 qh->offset += length;
521 /* see if we are done */
522 done = (urb->actual_length == urb->transfer_buffer_length)
523 || (rx_count < qh->maxpacket)
524 || (urb->status != -EINPROGRESS);
526 && (urb->status == -EINPROGRESS)
527 && (urb->transfer_flags & URB_SHORT_NOT_OK)
528 && (urb->actual_length
529 < urb->transfer_buffer_length))
530 urb->status = -EREMOTEIO;
533 musb_read_fifo(hw_ep, length, buf);
535 csr = musb_readw(epio, MUSB_RXCSR);
536 csr |= MUSB_RXCSR_H_WZC_BITS;
537 if (unlikely(do_flush))
538 musb_h_flush_rxfifo(hw_ep, csr);
540 /* REVISIT this assumes AUTOCLEAR is never set */
541 csr &= ~(MUSB_RXCSR_RXPKTRDY | MUSB_RXCSR_H_REQPKT);
543 csr |= MUSB_RXCSR_H_REQPKT;
544 musb_writew(epio, MUSB_RXCSR, csr);
550 /* we don't always need to reinit a given side of an endpoint...
551 * when we do, use tx/rx reinit routine and then construct a new CSR
552 * to address data toggle, NYET, and DMA or PIO.
554 * it's possible that driver bugs (especially for DMA) or aborting a
555 * transfer might have left the endpoint busier than it should be.
556 * the busy/not-empty tests are basically paranoia.
559 musb_rx_reinit(struct musb *musb, struct musb_qh *qh, struct musb_hw_ep *ep)
563 /* NOTE: we know the "rx" fifo reinit never triggers for ep0.
564 * That always uses tx_reinit since ep0 repurposes TX register
565 * offsets; the initial SETUP packet is also a kind of OUT.
568 /* if programmed for Tx, put it in RX mode */
569 if (ep->is_shared_fifo) {
570 csr = musb_readw(ep->regs, MUSB_TXCSR);
571 if (csr & MUSB_TXCSR_MODE) {
572 musb_h_tx_flush_fifo(ep);
573 musb_writew(ep->regs, MUSB_TXCSR,
574 MUSB_TXCSR_FRCDATATOG);
576 /* clear mode (and everything else) to enable Rx */
577 musb_writew(ep->regs, MUSB_TXCSR, 0);
579 /* scrub all previous state, clearing toggle */
581 csr = musb_readw(ep->regs, MUSB_RXCSR);
582 if (csr & MUSB_RXCSR_RXPKTRDY)
583 WARN("rx%d, packet/%d ready?\n", ep->epnum,
584 musb_readw(ep->regs, MUSB_RXCOUNT));
586 musb_h_flush_rxfifo(ep, MUSB_RXCSR_CLRDATATOG);
589 /* target addr and (for multipoint) hub addr/port */
590 if (musb->is_multipoint) {
591 musb_writeb(ep->target_regs, MUSB_RXFUNCADDR,
593 musb_writeb(ep->target_regs, MUSB_RXHUBADDR,
595 musb_writeb(ep->target_regs, MUSB_RXHUBPORT,
598 musb_writeb(musb->mregs, MUSB_FADDR, qh->addr_reg);
600 /* protocol/endpoint, interval/NAKlimit, i/o size */
601 musb_writeb(ep->regs, MUSB_RXTYPE, qh->type_reg);
602 musb_writeb(ep->regs, MUSB_RXINTERVAL, qh->intv_reg);
603 /* NOTE: bulk combining rewrites high bits of maxpacket */
604 musb_writew(ep->regs, MUSB_RXMAXP, qh->maxpacket);
611 * Program an HDRC endpoint as per the given URB
612 * Context: irqs blocked, controller lock held
614 static void musb_ep_program(struct musb *musb, u8 epnum,
615 struct urb *urb, unsigned int is_out,
618 struct dma_controller *dma_controller;
619 struct dma_channel *dma_channel;
621 void __iomem *mbase = musb->mregs;
622 struct musb_hw_ep *hw_ep = musb->endpoints + epnum;
623 void __iomem *epio = hw_ep->regs;
627 if (!is_out || hw_ep->is_shared_fifo)
632 packet_sz = qh->maxpacket;
634 DBG(3, "%s hw%d urb %p spd%d dev%d ep%d%s "
635 "h_addr%02x h_port%02x bytes %d\n",
636 is_out ? "-->" : "<--",
637 epnum, urb, urb->dev->speed,
638 qh->addr_reg, qh->epnum, is_out ? "out" : "in",
639 qh->h_addr_reg, qh->h_port_reg,
642 musb_ep_select(mbase, epnum);
644 /* candidate for DMA? */
645 dma_controller = musb->dma_controller;
646 if (is_dma_capable() && epnum && dma_controller) {
647 dma_channel = is_out ? hw_ep->tx_channel : hw_ep->rx_channel;
649 dma_channel = dma_controller->channel_alloc(
650 dma_controller, hw_ep, is_out);
652 hw_ep->tx_channel = dma_channel;
654 hw_ep->rx_channel = dma_channel;
659 /* make sure we clear DMAEnab, autoSet bits from previous run */
661 /* OUT/transmit/EP0 or IN/receive? */
667 csr = musb_readw(epio, MUSB_TXCSR);
669 /* disable interrupt in case we flush */
670 int_txe = musb_readw(mbase, MUSB_INTRTXE);
671 musb_writew(mbase, MUSB_INTRTXE, int_txe & ~(1 << epnum));
673 /* general endpoint setup */
675 /* ASSERT: TXCSR_DMAENAB was already cleared */
677 /* flush all old state, set default */
678 musb_h_tx_flush_fifo(hw_ep);
679 csr &= ~(MUSB_TXCSR_H_NAKTIMEOUT
681 | MUSB_TXCSR_FRCDATATOG
682 | MUSB_TXCSR_H_RXSTALL
684 | MUSB_TXCSR_TXPKTRDY
686 csr |= MUSB_TXCSR_MODE;
688 if (usb_gettoggle(urb->dev,
690 csr |= MUSB_TXCSR_H_WR_DATATOGGLE
691 | MUSB_TXCSR_H_DATATOGGLE;
693 csr |= MUSB_TXCSR_CLRDATATOG;
695 /* twice in case of double packet buffering */
696 musb_writew(epio, MUSB_TXCSR, csr);
697 /* REVISIT may need to clear FLUSHFIFO ... */
698 musb_writew(epio, MUSB_TXCSR, csr);
699 csr = musb_readw(epio, MUSB_TXCSR);
701 /* endpoint 0: just flush */
702 musb_writew(epio, MUSB_CSR0,
703 csr | MUSB_CSR0_FLUSHFIFO);
704 musb_writew(epio, MUSB_CSR0,
705 csr | MUSB_CSR0_FLUSHFIFO);
708 /* target addr and (for multipoint) hub addr/port */
709 if (musb->is_multipoint) {
711 MUSB_BUSCTL_OFFSET(epnum, MUSB_TXFUNCADDR),
714 MUSB_BUSCTL_OFFSET(epnum, MUSB_TXHUBADDR),
717 MUSB_BUSCTL_OFFSET(epnum, MUSB_TXHUBPORT),
719 /* FIXME if !epnum, do the same for RX ... */
721 musb_writeb(mbase, MUSB_FADDR, qh->addr_reg);
723 /* protocol/endpoint/interval/NAKlimit */
725 musb_writeb(epio, MUSB_TXTYPE, qh->type_reg);
726 if (can_bulk_split(musb, qh->type))
727 musb_writew(epio, MUSB_TXMAXP,
729 | ((hw_ep->max_packet_sz_tx /
730 packet_sz) - 1) << 11);
732 musb_writew(epio, MUSB_TXMAXP,
734 musb_writeb(epio, MUSB_TXINTERVAL, qh->intv_reg);
736 musb_writeb(epio, MUSB_NAKLIMIT0, qh->intv_reg);
737 if (musb->is_multipoint)
738 musb_writeb(epio, MUSB_TYPE0,
742 if (can_bulk_split(musb, qh->type))
743 load_count = min((u32) hw_ep->max_packet_sz_tx,
746 load_count = min((u32) packet_sz, len);
748 #ifdef CONFIG_USB_INVENTRA_DMA
751 /* clear previous state */
752 csr = musb_readw(epio, MUSB_TXCSR);
753 csr &= ~(MUSB_TXCSR_AUTOSET
755 | MUSB_TXCSR_DMAENAB);
756 csr |= MUSB_TXCSR_MODE;
757 musb_writew(epio, MUSB_TXCSR,
758 csr | MUSB_TXCSR_MODE);
760 qh->segsize = min(len, dma_channel->max_len);
762 if (qh->segsize <= packet_sz)
763 dma_channel->desired_mode = 0;
765 dma_channel->desired_mode = 1;
768 if (dma_channel->desired_mode == 0) {
769 csr &= ~(MUSB_TXCSR_AUTOSET
770 | MUSB_TXCSR_DMAMODE);
771 csr |= (MUSB_TXCSR_DMAENAB);
772 /* against programming guide */
774 csr |= (MUSB_TXCSR_AUTOSET
776 | MUSB_TXCSR_DMAMODE);
778 musb_writew(epio, MUSB_TXCSR, csr);
780 dma_ok = dma_controller->channel_program(
781 dma_channel, packet_sz,
782 dma_channel->desired_mode,
788 dma_controller->channel_release(dma_channel);
790 hw_ep->tx_channel = NULL;
792 hw_ep->rx_channel = NULL;
798 /* candidate for DMA */
799 if ((is_cppi_enabled() || tusb_dma_omap()) && dma_channel) {
801 /* program endpoint CSRs first, then setup DMA.
802 * assume CPPI setup succeeds.
803 * defer enabling dma.
805 csr = musb_readw(epio, MUSB_TXCSR);
806 csr &= ~(MUSB_TXCSR_AUTOSET
808 | MUSB_TXCSR_DMAENAB);
809 csr |= MUSB_TXCSR_MODE;
810 musb_writew(epio, MUSB_TXCSR,
811 csr | MUSB_TXCSR_MODE);
813 dma_channel->actual_len = 0L;
816 /* TX uses "rndis" mode automatically, but needs help
817 * to identify the zero-length-final-packet case.
819 dma_ok = dma_controller->channel_program(
820 dma_channel, packet_sz,
829 dma_controller->channel_release(dma_channel);
830 dma_channel = hw_ep->tx_channel = NULL;
832 /* REVISIT there's an error path here that
833 * needs handling: can't do dma, but
834 * there's no pio buffer address...
840 /* ASSERT: TXCSR_DMAENAB was already cleared */
842 /* PIO to load FIFO */
843 qh->segsize = load_count;
844 musb_write_fifo(hw_ep, load_count, buf);
845 csr = musb_readw(epio, MUSB_TXCSR);
846 csr &= ~(MUSB_TXCSR_DMAENAB
848 | MUSB_TXCSR_AUTOSET);
850 csr |= MUSB_TXCSR_MODE;
853 musb_writew(epio, MUSB_TXCSR, csr);
856 /* re-enable interrupt */
857 musb_writew(mbase, MUSB_INTRTXE, int_txe);
863 if (hw_ep->rx_reinit) {
864 musb_rx_reinit(musb, qh, hw_ep);
866 /* init new state: toggle and NYET, maybe DMA later */
867 if (usb_gettoggle(urb->dev, qh->epnum, 0))
868 csr = MUSB_RXCSR_H_WR_DATATOGGLE
869 | MUSB_RXCSR_H_DATATOGGLE;
872 if (qh->type == USB_ENDPOINT_XFER_INT)
873 csr |= MUSB_RXCSR_DISNYET;
876 csr = musb_readw(hw_ep->regs, MUSB_RXCSR);
878 if (csr & (MUSB_RXCSR_RXPKTRDY
880 | MUSB_RXCSR_H_REQPKT))
881 ERR("broken !rx_reinit, ep%d csr %04x\n",
884 /* scrub any stale state, leaving toggle alone */
885 csr &= MUSB_RXCSR_DISNYET;
888 /* kick things off */
890 if ((is_cppi_enabled() || tusb_dma_omap()) && dma_channel) {
891 /* candidate for DMA */
893 dma_channel->actual_len = 0L;
896 /* AUTOREQ is in a DMA register */
897 musb_writew(hw_ep->regs, MUSB_RXCSR, csr);
898 csr = musb_readw(hw_ep->regs,
901 /* unless caller treats short rx transfers as
902 * errors, we dare not queue multiple transfers.
904 dma_ok = dma_controller->channel_program(
905 dma_channel, packet_sz,
906 !(urb->transfer_flags
911 dma_controller->channel_release(
913 dma_channel = hw_ep->rx_channel = NULL;
915 csr |= MUSB_RXCSR_DMAENAB;
919 csr |= MUSB_RXCSR_H_REQPKT;
920 DBG(7, "RXCSR%d := %04x\n", epnum, csr);
921 musb_writew(hw_ep->regs, MUSB_RXCSR, csr);
922 csr = musb_readw(hw_ep->regs, MUSB_RXCSR);
928 * Service the default endpoint (ep0) as host.
929 * Return true until it's time to start the status stage.
931 static bool musb_h_ep0_continue(struct musb *musb, u16 len, struct urb *urb)
934 u8 *fifo_dest = NULL;
936 struct musb_hw_ep *hw_ep = musb->control_ep;
937 struct musb_qh *qh = hw_ep->in_qh;
938 struct usb_ctrlrequest *request;
940 switch (musb->ep0_stage) {
942 fifo_dest = urb->transfer_buffer + urb->actual_length;
943 fifo_count = min(len, ((u16) (urb->transfer_buffer_length
944 - urb->actual_length)));
945 if (fifo_count < len)
946 urb->status = -EOVERFLOW;
948 musb_read_fifo(hw_ep, fifo_count, fifo_dest);
950 urb->actual_length += fifo_count;
951 if (len < qh->maxpacket) {
952 /* always terminate on short read; it's
953 * rarely reported as an error.
955 } else if (urb->actual_length <
956 urb->transfer_buffer_length)
960 request = (struct usb_ctrlrequest *) urb->setup_packet;
962 if (!request->wLength) {
963 DBG(4, "start no-DATA\n");
965 } else if (request->bRequestType & USB_DIR_IN) {
966 DBG(4, "start IN-DATA\n");
967 musb->ep0_stage = MUSB_EP0_IN;
971 DBG(4, "start OUT-DATA\n");
972 musb->ep0_stage = MUSB_EP0_OUT;
977 fifo_count = min(qh->maxpacket, ((u16)
978 (urb->transfer_buffer_length
979 - urb->actual_length)));
982 fifo_dest = (u8 *) (urb->transfer_buffer
983 + urb->actual_length);
984 DBG(3, "Sending %d bytes to %p\n",
985 fifo_count, fifo_dest);
986 musb_write_fifo(hw_ep, fifo_count, fifo_dest);
988 urb->actual_length += fifo_count;
993 ERR("bogus ep0 stage %d\n", musb->ep0_stage);
1001 * Handle default endpoint interrupt as host. Only called in IRQ time
1002 * from the LinuxIsr() interrupt service routine.
1004 * called with controller irqlocked
1006 irqreturn_t musb_h_ep0_irq(struct musb *musb)
1011 void __iomem *mbase = musb->mregs;
1012 struct musb_hw_ep *hw_ep = musb->control_ep;
1013 void __iomem *epio = hw_ep->regs;
1014 struct musb_qh *qh = hw_ep->in_qh;
1015 bool complete = false;
1016 irqreturn_t retval = IRQ_NONE;
1018 /* ep0 only has one queue, "in" */
1021 musb_ep_select(mbase, 0);
1022 csr = musb_readw(epio, MUSB_CSR0);
1023 len = (csr & MUSB_CSR0_RXPKTRDY)
1024 ? musb_readb(epio, MUSB_COUNT0)
1027 DBG(4, "<== csr0 %04x, qh %p, count %d, urb %p, stage %d\n",
1028 csr, qh, len, urb, musb->ep0_stage);
1030 /* if we just did status stage, we are done */
1031 if (MUSB_EP0_STATUS == musb->ep0_stage) {
1032 retval = IRQ_HANDLED;
1036 /* prepare status */
1037 if (csr & MUSB_CSR0_H_RXSTALL) {
1038 DBG(6, "STALLING ENDPOINT\n");
1041 } else if (csr & MUSB_CSR0_H_ERROR) {
1042 DBG(2, "no response, csr0 %04x\n", csr);
1045 } else if (csr & MUSB_CSR0_H_NAKTIMEOUT) {
1046 DBG(2, "control NAK timeout\n");
1048 /* NOTE: this code path would be a good place to PAUSE a
1049 * control transfer, if another one is queued, so that
1050 * ep0 is more likely to stay busy.
1052 * if (qh->ring.next != &musb->control), then
1053 * we have a candidate... NAKing is *NOT* an error
1055 musb_writew(epio, MUSB_CSR0, 0);
1056 retval = IRQ_HANDLED;
1060 DBG(6, "aborting\n");
1061 retval = IRQ_HANDLED;
1063 urb->status = status;
1066 /* use the proper sequence to abort the transfer */
1067 if (csr & MUSB_CSR0_H_REQPKT) {
1068 csr &= ~MUSB_CSR0_H_REQPKT;
1069 musb_writew(epio, MUSB_CSR0, csr);
1070 csr &= ~MUSB_CSR0_H_NAKTIMEOUT;
1071 musb_writew(epio, MUSB_CSR0, csr);
1073 csr |= MUSB_CSR0_FLUSHFIFO;
1074 musb_writew(epio, MUSB_CSR0, csr);
1075 musb_writew(epio, MUSB_CSR0, csr);
1076 csr &= ~MUSB_CSR0_H_NAKTIMEOUT;
1077 musb_writew(epio, MUSB_CSR0, csr);
1080 musb_writeb(epio, MUSB_NAKLIMIT0, 0);
1083 musb_writew(epio, MUSB_CSR0, 0);
1086 if (unlikely(!urb)) {
1087 /* stop endpoint since we have no place for its data, this
1088 * SHOULD NEVER HAPPEN! */
1089 ERR("no URB for end 0\n");
1091 musb_writew(epio, MUSB_CSR0, MUSB_CSR0_FLUSHFIFO);
1092 musb_writew(epio, MUSB_CSR0, MUSB_CSR0_FLUSHFIFO);
1093 musb_writew(epio, MUSB_CSR0, 0);
1099 /* call common logic and prepare response */
1100 if (musb_h_ep0_continue(musb, len, urb)) {
1101 /* more packets required */
1102 csr = (MUSB_EP0_IN == musb->ep0_stage)
1103 ? MUSB_CSR0_H_REQPKT : MUSB_CSR0_TXPKTRDY;
1105 /* data transfer complete; perform status phase */
1106 if (usb_pipeout(urb->pipe)
1107 || !urb->transfer_buffer_length)
1108 csr = MUSB_CSR0_H_STATUSPKT
1109 | MUSB_CSR0_H_REQPKT;
1111 csr = MUSB_CSR0_H_STATUSPKT
1112 | MUSB_CSR0_TXPKTRDY;
1114 /* flag status stage */
1115 musb->ep0_stage = MUSB_EP0_STATUS;
1117 DBG(5, "ep0 STATUS, csr %04x\n", csr);
1120 musb_writew(epio, MUSB_CSR0, csr);
1121 retval = IRQ_HANDLED;
1123 musb->ep0_stage = MUSB_EP0_IDLE;
1125 /* call completion handler if done */
1127 musb_advance_schedule(musb, urb, hw_ep, 1);
1133 #ifdef CONFIG_USB_INVENTRA_DMA
1135 /* Host side TX (OUT) using Mentor DMA works as follows:
1137 - if queue was empty, Program Endpoint
1138 - ... which starts DMA to fifo in mode 1 or 0
1140 DMA Isr (transfer complete) -> TxAvail()
1141 - Stop DMA (~DmaEnab) (<--- Alert ... currently happens
1142 only in musb_cleanup_urb)
1143 - TxPktRdy has to be set in mode 0 or for
1144 short packets in mode 1.
1149 /* Service a Tx-Available or dma completion irq for the endpoint */
1150 void musb_host_tx(struct musb *musb, u8 epnum)
1158 struct musb_hw_ep *hw_ep = musb->endpoints + epnum;
1159 void __iomem *epio = hw_ep->regs;
1160 struct musb_qh *qh = hw_ep->out_qh;
1162 void __iomem *mbase = musb->mregs;
1163 struct dma_channel *dma;
1167 musb_ep_select(mbase, epnum);
1168 tx_csr = musb_readw(epio, MUSB_TXCSR);
1170 /* with CPPI, DMA sometimes triggers "extra" irqs */
1172 DBG(4, "extra TX%d ready, csr %04x\n", epnum, tx_csr);
1177 dma = is_dma_capable() ? hw_ep->tx_channel : NULL;
1178 DBG(4, "OUT/TX%d end, csr %04x%s\n", epnum, tx_csr,
1179 dma ? ", dma" : "");
1181 /* check for errors */
1182 if (tx_csr & MUSB_TXCSR_H_RXSTALL) {
1183 /* dma was disabled, fifo flushed */
1184 DBG(3, "TX end %d stall\n", epnum);
1186 /* stall; record URB status */
1189 } else if (tx_csr & MUSB_TXCSR_H_ERROR) {
1190 /* (NON-ISO) dma was disabled, fifo flushed */
1191 DBG(3, "TX 3strikes on ep=%d\n", epnum);
1193 status = -ETIMEDOUT;
1195 } else if (tx_csr & MUSB_TXCSR_H_NAKTIMEOUT) {
1196 DBG(6, "TX end=%d device not responding\n", epnum);
1198 /* NOTE: this code path would be a good place to PAUSE a
1199 * transfer, if there's some other (nonperiodic) tx urb
1200 * that could use this fifo. (dma complicates it...)
1202 * if (bulk && qh->ring.next != &musb->out_bulk), then
1203 * we have a candidate... NAKing is *NOT* an error
1205 musb_ep_select(mbase, epnum);
1206 musb_writew(epio, MUSB_CSR0,
1207 MUSB_TXCSR_H_WZC_BITS
1208 | MUSB_TXCSR_TXPKTRDY);
1213 if (dma_channel_status(dma) == MUSB_DMA_STATUS_BUSY) {
1214 dma->status = MUSB_DMA_STATUS_CORE_ABORT;
1215 (void) musb->dma_controller->channel_abort(dma);
1218 /* do the proper sequence to abort the transfer in the
1219 * usb core; the dma engine should already be stopped.
1221 musb_h_tx_flush_fifo(hw_ep);
1222 tx_csr &= ~(MUSB_TXCSR_AUTOSET
1223 | MUSB_TXCSR_DMAENAB
1224 | MUSB_TXCSR_H_ERROR
1225 | MUSB_TXCSR_H_RXSTALL
1226 | MUSB_TXCSR_H_NAKTIMEOUT
1229 musb_ep_select(mbase, epnum);
1230 musb_writew(epio, MUSB_TXCSR, tx_csr);
1231 /* REVISIT may need to clear FLUSHFIFO ... */
1232 musb_writew(epio, MUSB_TXCSR, tx_csr);
1233 musb_writeb(epio, MUSB_TXINTERVAL, 0);
1238 /* second cppi case */
1239 if (dma_channel_status(dma) == MUSB_DMA_STATUS_BUSY) {
1240 DBG(4, "extra TX%d ready, csr %04x\n", epnum, tx_csr);
1245 /* REVISIT this looks wrong... */
1246 if (!status || dma || usb_pipeisoc(pipe)) {
1248 wLength = dma->actual_len;
1250 wLength = qh->segsize;
1251 qh->offset += wLength;
1253 if (usb_pipeisoc(pipe)) {
1254 struct usb_iso_packet_descriptor *d;
1256 d = urb->iso_frame_desc + qh->iso_idx;
1257 d->actual_length = qh->segsize;
1258 if (++qh->iso_idx >= urb->number_of_packets) {
1262 buf = urb->transfer_buffer + d->offset;
1263 wLength = d->length;
1268 /* see if we need to send more data, or ZLP */
1269 if (qh->segsize < qh->maxpacket)
1271 else if (qh->offset == urb->transfer_buffer_length
1272 && !(urb->transfer_flags
1276 buf = urb->transfer_buffer
1278 wLength = urb->transfer_buffer_length
1284 /* urb->status != -EINPROGRESS means request has been faulted,
1285 * so we must abort this transfer after cleanup
1287 if (urb->status != -EINPROGRESS) {
1290 status = urb->status;
1295 urb->status = status;
1296 urb->actual_length = qh->offset;
1297 musb_advance_schedule(musb, urb, hw_ep, USB_DIR_OUT);
1299 } else if (!(tx_csr & MUSB_TXCSR_DMAENAB)) {
1300 /* WARN_ON(!buf); */
1302 /* REVISIT: some docs say that when hw_ep->tx_double_buffered,
1303 * (and presumably, fifo is not half-full) we should write TWO
1304 * packets before updating TXCSR ... other docs disagree ...
1306 /* PIO: start next packet in this URB */
1307 wLength = min(qh->maxpacket, (u16) wLength);
1308 musb_write_fifo(hw_ep, wLength, buf);
1309 qh->segsize = wLength;
1311 musb_ep_select(mbase, epnum);
1312 musb_writew(epio, MUSB_TXCSR,
1313 MUSB_TXCSR_H_WZC_BITS | MUSB_TXCSR_TXPKTRDY);
1315 DBG(1, "not complete, but dma enabled?\n");
1322 #ifdef CONFIG_USB_INVENTRA_DMA
1324 /* Host side RX (IN) using Mentor DMA works as follows:
1326 - if queue was empty, ProgramEndpoint
1327 - first IN token is sent out (by setting ReqPkt)
1328 LinuxIsr -> RxReady()
1329 /\ => first packet is received
1330 | - Set in mode 0 (DmaEnab, ~ReqPkt)
1331 | -> DMA Isr (transfer complete) -> RxReady()
1332 | - Ack receive (~RxPktRdy), turn off DMA (~DmaEnab)
1333 | - if urb not complete, send next IN token (ReqPkt)
1334 | | else complete urb.
1336 ---------------------------
1338 * Nuances of mode 1:
1339 * For short packets, no ack (+RxPktRdy) is sent automatically
1340 * (even if AutoClear is ON)
1341 * For full packets, ack (~RxPktRdy) and next IN token (+ReqPkt) is sent
1342 * automatically => major problem, as collecting the next packet becomes
1343 * difficult. Hence mode 1 is not used.
1346 * All we care about at this driver level is that
1347 * (a) all URBs terminate with REQPKT cleared and fifo(s) empty;
1348 * (b) termination conditions are: short RX, or buffer full;
1349 * (c) fault modes include
1350 * - iff URB_SHORT_NOT_OK, short RX status is -EREMOTEIO.
1351 * (and that endpoint's dma queue stops immediately)
1352 * - overflow (full, PLUS more bytes in the terminal packet)
1354 * So for example, usb-storage sets URB_SHORT_NOT_OK, and would
1355 * thus be a great candidate for using mode 1 ... for all but the
1356 * last packet of one URB's transfer.
1362 * Service an RX interrupt for the given IN endpoint; docs cover bulk, iso,
1363 * and high-bandwidth IN transfer cases.
1365 void musb_host_rx(struct musb *musb, u8 epnum)
1368 struct musb_hw_ep *hw_ep = musb->endpoints + epnum;
1369 void __iomem *epio = hw_ep->regs;
1370 struct musb_qh *qh = hw_ep->in_qh;
1372 void __iomem *mbase = musb->mregs;
1375 bool iso_err = false;
1378 struct dma_channel *dma;
1380 musb_ep_select(mbase, epnum);
1383 dma = is_dma_capable() ? hw_ep->rx_channel : NULL;
1387 val = rx_csr = musb_readw(epio, MUSB_RXCSR);
1389 if (unlikely(!urb)) {
1390 /* REVISIT -- THIS SHOULD NEVER HAPPEN ... but, at least
1391 * usbtest #11 (unlinks) triggers it regularly, sometimes
1392 * with fifo full. (Only with DMA??)
1394 DBG(3, "BOGUS RX%d ready, csr %04x, count %d\n", epnum, val,
1395 musb_readw(epio, MUSB_RXCOUNT));
1396 musb_h_flush_rxfifo(hw_ep, MUSB_RXCSR_CLRDATATOG);
1402 DBG(5, "<== hw %d rxcsr %04x, urb actual %d (+dma %zd)\n",
1403 epnum, rx_csr, urb->actual_length,
1404 dma ? dma->actual_len : 0);
1406 /* check for errors, concurrent stall & unlink is not really
1408 if (rx_csr & MUSB_RXCSR_H_RXSTALL) {
1409 DBG(3, "RX end %d STALL\n", epnum);
1411 /* stall; record URB status */
1414 } else if (rx_csr & MUSB_RXCSR_H_ERROR) {
1415 DBG(3, "end %d RX proto error\n", epnum);
1418 musb_writeb(epio, MUSB_RXINTERVAL, 0);
1420 } else if (rx_csr & MUSB_RXCSR_DATAERROR) {
1422 if (USB_ENDPOINT_XFER_ISOC != qh->type) {
1423 /* NOTE this code path would be a good place to PAUSE a
1424 * transfer, if there's some other (nonperiodic) rx urb
1425 * that could use this fifo. (dma complicates it...)
1427 * if (bulk && qh->ring.next != &musb->in_bulk), then
1428 * we have a candidate... NAKing is *NOT* an error
1430 DBG(6, "RX end %d NAK timeout\n", epnum);
1431 musb_ep_select(mbase, epnum);
1432 musb_writew(epio, MUSB_RXCSR,
1433 MUSB_RXCSR_H_WZC_BITS
1434 | MUSB_RXCSR_H_REQPKT);
1438 DBG(4, "RX end %d ISO data error\n", epnum);
1439 /* packet error reported later */
1444 /* faults abort the transfer */
1446 /* clean up dma and collect transfer count */
1447 if (dma_channel_status(dma) == MUSB_DMA_STATUS_BUSY) {
1448 dma->status = MUSB_DMA_STATUS_CORE_ABORT;
1449 (void) musb->dma_controller->channel_abort(dma);
1450 xfer_len = dma->actual_len;
1452 musb_h_flush_rxfifo(hw_ep, 0);
1453 musb_writeb(epio, MUSB_RXINTERVAL, 0);
1458 if (unlikely(dma_channel_status(dma) == MUSB_DMA_STATUS_BUSY)) {
1459 /* SHOULD NEVER HAPPEN ... but at least DaVinci has done it */
1460 ERR("RX%d dma busy, csr %04x\n", epnum, rx_csr);
1464 /* thorough shutdown for now ... given more precise fault handling
1465 * and better queueing support, we might keep a DMA pipeline going
1466 * while processing this irq for earlier completions.
1469 /* FIXME this is _way_ too much in-line logic for Mentor DMA */
1471 #ifndef CONFIG_USB_INVENTRA_DMA
1472 if (rx_csr & MUSB_RXCSR_H_REQPKT) {
1473 /* REVISIT this happened for a while on some short reads...
1474 * the cleanup still needs investigation... looks bad...
1475 * and also duplicates dma cleanup code above ... plus,
1476 * shouldn't this be the "half full" double buffer case?
1478 if (dma_channel_status(dma) == MUSB_DMA_STATUS_BUSY) {
1479 dma->status = MUSB_DMA_STATUS_CORE_ABORT;
1480 (void) musb->dma_controller->channel_abort(dma);
1481 xfer_len = dma->actual_len;
1485 DBG(2, "RXCSR%d %04x, reqpkt, len %zd%s\n", epnum, rx_csr,
1486 xfer_len, dma ? ", dma" : "");
1487 rx_csr &= ~MUSB_RXCSR_H_REQPKT;
1489 musb_ep_select(mbase, epnum);
1490 musb_writew(epio, MUSB_RXCSR,
1491 MUSB_RXCSR_H_WZC_BITS | rx_csr);
1494 if (dma && (rx_csr & MUSB_RXCSR_DMAENAB)) {
1495 xfer_len = dma->actual_len;
1497 val &= ~(MUSB_RXCSR_DMAENAB
1498 | MUSB_RXCSR_H_AUTOREQ
1499 | MUSB_RXCSR_AUTOCLEAR
1500 | MUSB_RXCSR_RXPKTRDY);
1501 musb_writew(hw_ep->regs, MUSB_RXCSR, val);
1503 #ifdef CONFIG_USB_INVENTRA_DMA
1504 /* done if urb buffer is full or short packet is recd */
1505 done = (urb->actual_length + xfer_len >=
1506 urb->transfer_buffer_length
1507 || dma->actual_len < qh->maxpacket);
1509 /* send IN token for next packet, without AUTOREQ */
1511 val |= MUSB_RXCSR_H_REQPKT;
1512 musb_writew(epio, MUSB_RXCSR,
1513 MUSB_RXCSR_H_WZC_BITS | val);
1516 DBG(4, "ep %d dma %s, rxcsr %04x, rxcount %d\n", epnum,
1517 done ? "off" : "reset",
1518 musb_readw(epio, MUSB_RXCSR),
1519 musb_readw(epio, MUSB_RXCOUNT));
1523 } else if (urb->status == -EINPROGRESS) {
1524 /* if no errors, be sure a packet is ready for unloading */
1525 if (unlikely(!(rx_csr & MUSB_RXCSR_RXPKTRDY))) {
1527 ERR("Rx interrupt with no errors or packet!\n");
1529 /* FIXME this is another "SHOULD NEVER HAPPEN" */
1532 /* do the proper sequence to abort the transfer */
1533 musb_ep_select(mbase, epnum);
1534 val &= ~MUSB_RXCSR_H_REQPKT;
1535 musb_writew(epio, MUSB_RXCSR, val);
1539 /* we are expecting IN packets */
1540 #ifdef CONFIG_USB_INVENTRA_DMA
1542 struct dma_controller *c;
1546 rx_count = musb_readw(epio, MUSB_RXCOUNT);
1548 DBG(2, "RX%d count %d, buffer 0x%x len %d/%d\n",
1551 + urb->actual_length,
1553 urb->transfer_buffer_length);
1555 c = musb->dma_controller;
1557 dma->desired_mode = 0;
1559 /* because of the issue below, mode 1 will
1560 * only rarely behave with correct semantics.
1562 if ((urb->transfer_flags &
1564 && (urb->transfer_buffer_length -
1567 dma->desired_mode = 1;
1570 /* Disadvantage of using mode 1:
1571 * It's basically usable only for mass storage class; essentially all
1572 * other protocols also terminate transfers on short packets.
1575 * An extra IN token is sent at the end of the transfer (due to AUTOREQ)
1576 * If you try to use mode 1 for (transfer_buffer_length - 512), and try
1577 * to use the extra IN token to grab the last packet using mode 0, then
1578 * the problem is that you cannot be sure when the device will send the
1579 * last packet and RxPktRdy set. Sometimes the packet is recd too soon
1580 * such that it gets lost when RxCSR is re-set at the end of the mode 1
1581 * transfer, while sometimes it is recd just a little late so that if you
1582 * try to configure for mode 0 soon after the mode 1 transfer is
1583 * completed, you will find rxcount 0. Okay, so you might think why not
1584 * wait for an interrupt when the pkt is recd. Well, you won't get any!
1587 val = musb_readw(epio, MUSB_RXCSR);
1588 val &= ~MUSB_RXCSR_H_REQPKT;
1590 if (dma->desired_mode == 0)
1591 val &= ~MUSB_RXCSR_H_AUTOREQ;
1593 val |= MUSB_RXCSR_H_AUTOREQ;
1594 val |= MUSB_RXCSR_AUTOCLEAR | MUSB_RXCSR_DMAENAB;
1596 musb_writew(epio, MUSB_RXCSR,
1597 MUSB_RXCSR_H_WZC_BITS | val);
1599 /* REVISIT if when actual_length != 0,
1600 * transfer_buffer_length needs to be
1603 ret = c->channel_program(
1607 + urb->actual_length,
1608 (dma->desired_mode == 0)
1610 : urb->transfer_buffer_length);
1613 c->channel_release(dma);
1614 dma = hw_ep->rx_channel = NULL;
1615 /* REVISIT reset CSR */
1618 #endif /* Mentor DMA */
1621 done = musb_host_packet_rx(musb, urb,
1623 DBG(6, "read %spacket\n", done ? "last " : "");
1627 if (dma && usb_pipeisoc(pipe)) {
1628 struct usb_iso_packet_descriptor *d;
1629 int iso_stat = status;
1631 d = urb->iso_frame_desc + qh->iso_idx;
1632 d->actual_length += xfer_len;
1637 d->status = iso_stat;
1641 urb->actual_length += xfer_len;
1642 qh->offset += xfer_len;
1644 if (urb->status == -EINPROGRESS)
1645 urb->status = status;
1646 musb_advance_schedule(musb, urb, hw_ep, USB_DIR_IN);
1650 /* schedule nodes correspond to peripheral endpoints, like an OHCI QH.
1651 * the software schedule associates multiple such nodes with a given
1652 * host side hardware endpoint + direction; scheduling may activate
1653 * that hardware endpoint.
1655 static int musb_schedule(
1662 int best_end, epnum;
1663 struct musb_hw_ep *hw_ep = NULL;
1664 struct list_head *head = NULL;
1666 /* use fixed hardware for control and bulk */
1668 case USB_ENDPOINT_XFER_CONTROL:
1669 head = &musb->control;
1670 hw_ep = musb->control_ep;
1672 case USB_ENDPOINT_XFER_BULK:
1673 hw_ep = musb->bulk_ep;
1675 head = &musb->in_bulk;
1677 head = &musb->out_bulk;
1681 idle = list_empty(head);
1682 list_add_tail(&qh->ring, head);
1686 /* else, periodic transfers get muxed to other endpoints */
1688 /* FIXME this doesn't consider direction, so it can only
1689 * work for one half of the endpoint hardware, and assumes
1690 * the previous cases handled all non-shared endpoints...
1693 /* we know this qh hasn't been scheduled, so all we need to do
1694 * is choose which hardware endpoint to put it on ...
1696 * REVISIT what we really want here is a regular schedule tree
1697 * like e.g. OHCI uses, but for now musb->periodic is just an
1698 * array of the _single_ logical endpoint associated with a
1699 * given physical one (identity mapping logical->physical).
1701 * that simplistic approach makes TT scheduling a lot simpler;
1702 * there is none, and thus none of its complexity...
1707 for (epnum = 1; epnum < musb->nr_endpoints; epnum++) {
1710 if (musb->periodic[epnum])
1712 hw_ep = &musb->endpoints[epnum];
1713 if (hw_ep == musb->bulk_ep)
1717 diff = hw_ep->max_packet_sz_rx - qh->maxpacket;
1719 diff = hw_ep->max_packet_sz_tx - qh->maxpacket;
1721 if (diff > 0 && best_diff > diff) {
1730 hw_ep = musb->endpoints + best_end;
1731 musb->periodic[best_end] = qh;
1732 DBG(4, "qh %p periodic slot %d\n", qh, best_end);
1735 qh->hep->hcpriv = qh;
1737 musb_start_urb(musb, is_in, qh);
1741 static int musb_urb_enqueue(
1742 struct usb_hcd *hcd,
1746 unsigned long flags;
1747 struct musb *musb = hcd_to_musb(hcd);
1748 struct usb_host_endpoint *hep = urb->ep;
1749 struct musb_qh *qh = hep->hcpriv;
1750 struct usb_endpoint_descriptor *epd = &hep->desc;
1755 /* host role must be active */
1756 if (!is_host_active(musb) || !musb->is_active)
1759 spin_lock_irqsave(&musb->lock, flags);
1760 ret = usb_hcd_link_urb_to_ep(hcd, urb);
1761 spin_unlock_irqrestore(&musb->lock, flags);
1765 /* DMA mapping was already done, if needed, and this urb is on
1766 * hep->urb_list ... so there's little to do unless hep wasn't
1767 * yet scheduled onto a live qh.
1769 * REVISIT best to keep hep->hcpriv valid until the endpoint gets
1770 * disabled, testing for empty qh->ring and avoiding qh setup costs
1771 * except for the first urb queued after a config change.
1778 /* Allocate and initialize qh, minimizing the work done each time
1779 * hw_ep gets reprogrammed, or with irqs blocked. Then schedule it.
1781 * REVISIT consider a dedicated qh kmem_cache, so it's harder
1782 * for bugs in other kernel code to break this driver...
1784 qh = kzalloc(sizeof *qh, mem_flags);
1786 usb_hcd_unlink_urb_from_ep(hcd, urb);
1792 INIT_LIST_HEAD(&qh->ring);
1795 qh->maxpacket = le16_to_cpu(epd->wMaxPacketSize);
1797 /* no high bandwidth support yet */
1798 if (qh->maxpacket & ~0x7ff) {
1803 qh->epnum = epd->bEndpointAddress & USB_ENDPOINT_NUMBER_MASK;
1804 qh->type = epd->bmAttributes & USB_ENDPOINT_XFERTYPE_MASK;
1806 /* NOTE: urb->dev->devnum is wrong during SET_ADDRESS */
1807 qh->addr_reg = (u8) usb_pipedevice(urb->pipe);
1809 /* precompute rxtype/txtype/type0 register */
1810 type_reg = (qh->type << 4) | qh->epnum;
1811 switch (urb->dev->speed) {
1815 case USB_SPEED_FULL:
1821 qh->type_reg = type_reg;
1823 /* precompute rxinterval/txinterval register */
1824 interval = min((u8)16, epd->bInterval); /* log encoding */
1826 case USB_ENDPOINT_XFER_INT:
1827 /* fullspeed uses linear encoding */
1828 if (USB_SPEED_FULL == urb->dev->speed) {
1829 interval = epd->bInterval;
1834 case USB_ENDPOINT_XFER_ISOC:
1835 /* iso always uses log encoding */
1838 /* REVISIT we actually want to use NAK limits, hinting to the
1839 * transfer scheduling logic to try some other qh, e.g. try
1842 * interval = (USB_SPEED_HIGH == urb->dev->speed) ? 16 : 2;
1844 * The downside of disabling this is that transfer scheduling
1845 * gets VERY unfair for nonperiodic transfers; a misbehaving
1846 * peripheral could make that hurt. Or for reads, one that's
1847 * perfectly normal: network and other drivers keep reads
1848 * posted at all times, having one pending for a week should
1849 * be perfectly safe.
1851 * The upside of disabling it is avoidng transfer scheduling
1852 * code to put this aside for while.
1856 qh->intv_reg = interval;
1858 /* precompute addressing for external hub/tt ports */
1859 if (musb->is_multipoint) {
1860 struct usb_device *parent = urb->dev->parent;
1862 if (parent != hcd->self.root_hub) {
1863 qh->h_addr_reg = (u8) parent->devnum;
1865 /* set up tt info if needed */
1867 qh->h_port_reg = (u8) urb->dev->ttport;
1868 qh->h_addr_reg |= 0x80;
1873 /* invariant: hep->hcpriv is null OR the qh that's already scheduled.
1874 * until we get real dma queues (with an entry for each urb/buffer),
1875 * we only have work to do in the former case.
1877 spin_lock_irqsave(&musb->lock, flags);
1879 /* some concurrent activity submitted another urb to hep...
1880 * odd, rare, error prone, but legal.
1885 ret = musb_schedule(musb, qh,
1886 epd->bEndpointAddress & USB_ENDPOINT_DIR_MASK);
1890 /* FIXME set urb->start_frame for iso/intr, it's tested in
1891 * musb_start_urb(), but otherwise only konicawc cares ...
1894 spin_unlock_irqrestore(&musb->lock, flags);
1898 usb_hcd_unlink_urb_from_ep(hcd, urb);
1906 * abort a transfer that's at the head of a hardware queue.
1907 * called with controller locked, irqs blocked
1908 * that hardware queue advances to the next transfer, unless prevented
1910 static int musb_cleanup_urb(struct urb *urb, struct musb_qh *qh, int is_in)
1912 struct musb_hw_ep *ep = qh->hw_ep;
1913 void __iomem *epio = ep->regs;
1914 unsigned hw_end = ep->epnum;
1915 void __iomem *regs = ep->musb->mregs;
1919 musb_ep_select(regs, hw_end);
1921 if (is_dma_capable()) {
1922 struct dma_channel *dma;
1924 dma = is_in ? ep->rx_channel : ep->tx_channel;
1926 status = ep->musb->dma_controller->channel_abort(dma);
1928 "abort %cX%d DMA for urb %p --> %d\n",
1929 is_in ? 'R' : 'T', ep->epnum,
1931 urb->actual_length += dma->actual_len;
1935 /* turn off DMA requests, discard state, stop polling ... */
1937 /* giveback saves bulk toggle */
1938 csr = musb_h_flush_rxfifo(ep, 0);
1940 /* REVISIT we still get an irq; should likely clear the
1941 * endpoint's irq status here to avoid bogus irqs.
1942 * clearing that status is platform-specific...
1945 musb_h_tx_flush_fifo(ep);
1946 csr = musb_readw(epio, MUSB_TXCSR);
1947 csr &= ~(MUSB_TXCSR_AUTOSET
1948 | MUSB_TXCSR_DMAENAB
1949 | MUSB_TXCSR_H_RXSTALL
1950 | MUSB_TXCSR_H_NAKTIMEOUT
1951 | MUSB_TXCSR_H_ERROR
1952 | MUSB_TXCSR_TXPKTRDY);
1953 musb_writew(epio, MUSB_TXCSR, csr);
1954 /* REVISIT may need to clear FLUSHFIFO ... */
1955 musb_writew(epio, MUSB_TXCSR, csr);
1956 /* flush cpu writebuffer */
1957 csr = musb_readw(epio, MUSB_TXCSR);
1960 musb_advance_schedule(ep->musb, urb, ep, is_in);
1964 static int musb_urb_dequeue(struct usb_hcd *hcd, struct urb *urb, int status)
1966 struct musb *musb = hcd_to_musb(hcd);
1968 struct list_head *sched;
1969 unsigned long flags;
1972 DBG(4, "urb=%p, dev%d ep%d%s\n", urb,
1973 usb_pipedevice(urb->pipe),
1974 usb_pipeendpoint(urb->pipe),
1975 usb_pipein(urb->pipe) ? "in" : "out");
1977 spin_lock_irqsave(&musb->lock, flags);
1978 ret = usb_hcd_check_unlink_urb(hcd, urb, status);
1986 /* Any URB not actively programmed into endpoint hardware can be
1987 * immediately given back. Such an URB must be at the head of its
1988 * endpoint queue, unless someday we get real DMA queues. And even
1989 * then, it might not be known to the hardware...
1991 * Otherwise abort current transfer, pending dma, etc.; urb->status
1992 * has already been updated. This is a synchronous abort; it'd be
1993 * OK to hold off until after some IRQ, though.
1995 if (!qh->is_ready || urb->urb_list.prev != &qh->hep->urb_list)
1999 case USB_ENDPOINT_XFER_CONTROL:
2000 sched = &musb->control;
2002 case USB_ENDPOINT_XFER_BULK:
2003 if (usb_pipein(urb->pipe))
2004 sched = &musb->in_bulk;
2006 sched = &musb->out_bulk;
2009 /* REVISIT when we get a schedule tree, periodic
2010 * transfers won't always be at the head of a
2011 * singleton queue...
2018 /* NOTE: qh is invalid unless !list_empty(&hep->urb_list) */
2019 if (ret < 0 || (sched && qh != first_qh(sched))) {
2020 int ready = qh->is_ready;
2024 __musb_giveback(musb, urb, 0);
2025 qh->is_ready = ready;
2027 ret = musb_cleanup_urb(urb, qh, urb->pipe & USB_DIR_IN);
2029 spin_unlock_irqrestore(&musb->lock, flags);
2033 /* disable an endpoint */
2035 musb_h_disable(struct usb_hcd *hcd, struct usb_host_endpoint *hep)
2037 u8 epnum = hep->desc.bEndpointAddress;
2038 unsigned long flags;
2039 struct musb *musb = hcd_to_musb(hcd);
2040 u8 is_in = epnum & USB_DIR_IN;
2041 struct musb_qh *qh = hep->hcpriv;
2042 struct urb *urb, *tmp;
2043 struct list_head *sched;
2048 spin_lock_irqsave(&musb->lock, flags);
2051 case USB_ENDPOINT_XFER_CONTROL:
2052 sched = &musb->control;
2054 case USB_ENDPOINT_XFER_BULK:
2056 sched = &musb->in_bulk;
2058 sched = &musb->out_bulk;
2061 /* REVISIT when we get a schedule tree, periodic transfers
2062 * won't always be at the head of a singleton queue...
2068 /* NOTE: qh is invalid unless !list_empty(&hep->urb_list) */
2070 /* kick first urb off the hardware, if needed */
2072 if (!sched || qh == first_qh(sched)) {
2075 /* make software (then hardware) stop ASAP */
2077 urb->status = -ESHUTDOWN;
2080 musb_cleanup_urb(urb, qh, urb->pipe & USB_DIR_IN);
2084 /* then just nuke all the others */
2085 list_for_each_entry_safe_from(urb, tmp, &hep->urb_list, urb_list)
2086 musb_giveback(qh, urb, -ESHUTDOWN);
2088 spin_unlock_irqrestore(&musb->lock, flags);
2091 static int musb_h_get_frame_number(struct usb_hcd *hcd)
2093 struct musb *musb = hcd_to_musb(hcd);
2095 return musb_readw(musb->mregs, MUSB_FRAME);
2098 static int musb_h_start(struct usb_hcd *hcd)
2100 struct musb *musb = hcd_to_musb(hcd);
2102 /* NOTE: musb_start() is called when the hub driver turns
2103 * on port power, or when (OTG) peripheral starts.
2105 hcd->state = HC_STATE_RUNNING;
2106 musb->port1_status = 0;
2110 static void musb_h_stop(struct usb_hcd *hcd)
2112 musb_stop(hcd_to_musb(hcd));
2113 hcd->state = HC_STATE_HALT;
2116 static int musb_bus_suspend(struct usb_hcd *hcd)
2118 struct musb *musb = hcd_to_musb(hcd);
2120 if (musb->xceiv.state == OTG_STATE_A_SUSPEND)
2123 if (is_host_active(musb) && musb->is_active) {
2124 WARN("trying to suspend as %s is_active=%i\n",
2125 otg_state_string(musb), musb->is_active);
2131 static int musb_bus_resume(struct usb_hcd *hcd)
2133 /* resuming child port does the work */
2137 const struct hc_driver musb_hc_driver = {
2138 .description = "musb-hcd",
2139 .product_desc = "MUSB HDRC host driver",
2140 .hcd_priv_size = sizeof(struct musb),
2141 .flags = HCD_USB2 | HCD_MEMORY,
2143 /* not using irq handler or reset hooks from usbcore, since
2144 * those must be shared with peripheral code for OTG configs
2147 .start = musb_h_start,
2148 .stop = musb_h_stop,
2150 .get_frame_number = musb_h_get_frame_number,
2152 .urb_enqueue = musb_urb_enqueue,
2153 .urb_dequeue = musb_urb_dequeue,
2154 .endpoint_disable = musb_h_disable,
2156 .hub_status_data = musb_hub_status_data,
2157 .hub_control = musb_hub_control,
2158 .bus_suspend = musb_bus_suspend,
2159 .bus_resume = musb_bus_resume,
2160 /* .start_port_reset = NULL, */
2161 /* .hub_irq_enable = NULL, */