]> www.pilppa.org Git - linux-2.6-omap-h63xx.git/blob - drivers/staging/winbond/linux/wb35reg_f.h
Staging: w35und: #include cleanup
[linux-2.6-omap-h63xx.git] / drivers / staging / winbond / linux / wb35reg_f.h
1 #ifndef __WINBOND_WB35REG_F_H
2 #define __WINBOND_WB35REG_F_H
3
4 #include "../wbhal_s.h"
5
6 //====================================
7 // Interface function declare
8 //====================================
9 unsigned char Wb35Reg_initial(  phw_data_t pHwData );
10 void Uxx_power_on_procedure(  phw_data_t pHwData );
11 void Uxx_power_off_procedure(  phw_data_t pHwData );
12 void Uxx_ReadEthernetAddress(  phw_data_t pHwData );
13 void Dxx_initial(  phw_data_t pHwData );
14 void Mxx_initial(  phw_data_t pHwData );
15 void RFSynthesizer_initial(  phw_data_t pHwData );
16 //void RFSynthesizer_SwitchingChannel(  phw_data_t pHwData,  s8 Channel );
17 void RFSynthesizer_SwitchingChannel(  phw_data_t pHwData,  ChanInfo Channel );
18 void BBProcessor_initial(  phw_data_t pHwData );
19 void BBProcessor_RateChanging(  phw_data_t pHwData,  u8 rate ); // 20060613.1
20 //void RF_RateChanging(  phw_data_t pHwData,  u8 rate ); // 20060626.5.c Add
21 u8 RFSynthesizer_SetPowerIndex(  phw_data_t pHwData,  u8 PowerIndex );
22 u8 RFSynthesizer_SetMaxim2828_24Power(  phw_data_t,  u8 index );
23 u8 RFSynthesizer_SetMaxim2828_50Power(  phw_data_t,  u8 index );
24 u8 RFSynthesizer_SetMaxim2827_24Power(  phw_data_t,  u8 index );
25 u8 RFSynthesizer_SetMaxim2827_50Power(  phw_data_t,  u8 index );
26 u8 RFSynthesizer_SetMaxim2825Power(  phw_data_t,  u8 index );
27 u8 RFSynthesizer_SetAiroha2230Power(  phw_data_t,  u8 index );
28 u8 RFSynthesizer_SetAiroha7230Power(  phw_data_t,  u8 index );
29 u8 RFSynthesizer_SetWinbond242Power(  phw_data_t,  u8 index );
30 void GetTxVgaFromEEPROM(  phw_data_t pHwData );
31 void EEPROMTxVgaAdjust(  phw_data_t pHwData ); // 20060619.5 Add
32
33 #define RFWriteControlData( _A, _V ) Wb35Reg_Write( _A, 0x0864, _V )
34
35 void Wb35Reg_destroy(  phw_data_t pHwData );
36
37 unsigned char Wb35Reg_Read(  phw_data_t pHwData,  u16 RegisterNo,   u32 * pRegisterValue );
38 unsigned char Wb35Reg_ReadSync(  phw_data_t pHwData,  u16 RegisterNo,   u32 * pRegisterValue );
39 unsigned char Wb35Reg_Write(  phw_data_t pHwData,  u16 RegisterNo,  u32 RegisterValue );
40 unsigned char Wb35Reg_WriteSync(  phw_data_t pHwData,  u16 RegisterNo,  u32 RegisterValue );
41 unsigned char Wb35Reg_WriteWithCallbackValue(  phw_data_t pHwData,
42                                                                  u16 RegisterNo,
43                                                                  u32 RegisterValue,
44                                                                  s8 *pValue,
45                                                                  s8 Len);
46 unsigned char Wb35Reg_BurstWrite(  phw_data_t pHwData,  u16 RegisterNo,  u32 * pRegisterData,  u8 NumberOfData,  u8 Flag );
47
48 void Wb35Reg_EP0VM(  phw_data_t pHwData );
49 void Wb35Reg_EP0VM_start(  phw_data_t pHwData );
50 void Wb35Reg_EP0VM_complete(struct urb *urb);
51
52 u32 BitReverse( u32 dwData, u32 DataLength);
53
54 void CardGetMulticastBit(   u8 Address[MAC_ADDR_LENGTH],  u8 *Byte,  u8 *Value );
55 u32 CardComputeCrc(  u8 * Buffer,  u32 Length );
56
57 void Wb35Reg_phy_calibration(  phw_data_t pHwData );
58 void Wb35Reg_Update(  phw_data_t pHwData,  u16 RegisterNo,  u32 RegisterValue );
59 unsigned char adjust_TXVGA_for_iq_mag(  phw_data_t pHwData );
60
61 #endif