drivers/ide/pci/aec62xx.c

   1 /*
   2  * linux/drivers/ide/pci/aec62xx.c              Version 0.21    Apr 21, 2007
   3  *
   4  * Copyright (C) 1999-2002      Andre Hedrick <andre@linux-ide.org>
   5  * Copyright (C) 2007           MontaVista Software, Inc. <source@mvista.com>
   6  *
   7  */
   8
   9 #include <linux/module.h>
  10 #include <linux/types.h>
  11 #include <linux/pci.h>
  12 #include <linux/delay.h>
  13 #include <linux/hdreg.h>
  14 #include <linux/ide.h>
  15 #include <linux/init.h>
  16
  17 #include <asm/io.h>
  18
  19 struct chipset_bus_clock_list_entry {
  20         u8 xfer_speed;
  21         u8 chipset_settings;
  22         u8 ultra_settings;
  23 };
  24
  25 static const struct chipset_bus_clock_list_entry aec6xxx_33_base [] = {
  26         {       XFER_UDMA_6,    0x31,   0x07    },
  27         {       XFER_UDMA_5,    0x31,   0x06    },
  28         {       XFER_UDMA_4,    0x31,   0x05    },
  29         {       XFER_UDMA_3,    0x31,   0x04    },
  30         {       XFER_UDMA_2,    0x31,   0x03    },
  31         {       XFER_UDMA_1,    0x31,   0x02    },
  32         {       XFER_UDMA_0,    0x31,   0x01    },
  33
  34         {       XFER_MW_DMA_2,  0x31,   0x00    },
  35         {       XFER_MW_DMA_1,  0x31,   0x00    },
  36         {       XFER_MW_DMA_0,  0x0a,   0x00    },
  37         {       XFER_PIO_4,     0x31,   0x00    },
  38         {       XFER_PIO_3,     0x33,   0x00    },
  39         {       XFER_PIO_2,     0x08,   0x00    },
  40         {       XFER_PIO_1,     0x0a,   0x00    },
  41         {       XFER_PIO_0,     0x00,   0x00    },
  42         {       0,              0x00,   0x00    }
  43 };
  44
  45 static const struct chipset_bus_clock_list_entry aec6xxx_34_base [] = {
  46         {       XFER_UDMA_6,    0x41,   0x06    },
  47         {       XFER_UDMA_5,    0x41,   0x05    },
  48         {       XFER_UDMA_4,    0x41,   0x04    },
  49         {       XFER_UDMA_3,    0x41,   0x03    },
  50         {       XFER_UDMA_2,    0x41,   0x02    },
  51         {       XFER_UDMA_1,    0x41,   0x01    },
  52         {       XFER_UDMA_0,    0x41,   0x01    },
  53
  54         {       XFER_MW_DMA_2,  0x41,   0x00    },
  55         {       XFER_MW_DMA_1,  0x42,   0x00    },
  56         {       XFER_MW_DMA_0,  0x7a,   0x00    },
  57         {       XFER_PIO_4,     0x41,   0x00    },
  58         {       XFER_PIO_3,     0x43,   0x00    },
  59         {       XFER_PIO_2,     0x78,   0x00    },
  60         {       XFER_PIO_1,     0x7a,   0x00    },
  61         {       XFER_PIO_0,     0x70,   0x00    },
  62         {       0,              0x00,   0x00    }
  63 };
  64
  65 #define BUSCLOCK(D)     \
  66         ((struct chipset_bus_clock_list_entry *) pci_get_drvdata((D)))
  67
  68
  69 /*
  70  * TO DO: active tuning and correction of cards without a bios.
  71  */
  72 static u8 pci_bus_clock_list (u8 speed, struct chipset_bus_clock_list_entry * chipset_table)
  73 {
  74         for ( ; chipset_table->xfer_speed ; chipset_table++)
  75                 if (chipset_table->xfer_speed == speed) {
  76                         return chipset_table->chipset_settings;
  77                 }
  78         return chipset_table->chipset_settings;
  79 }
  80
  81 static u8 pci_bus_clock_list_ultra (u8 speed, struct chipset_bus_clock_list_entry * chipset_table)
  82 {
  83         for ( ; chipset_table->xfer_speed ; chipset_table++)
  84                 if (chipset_table->xfer_speed == speed) {
  85                         return chipset_table->ultra_settings;
  86                 }
  87         return chipset_table->ultra_settings;
  88 }
  89
  90 static u8 aec62xx_ratemask (ide_drive_t *drive)
  91 {
  92         ide_hwif_t *hwif        = HWIF(drive);
  93         u8 mode;
  94
  95         switch(hwif->pci_dev->device) {
  96                 case PCI_DEVICE_ID_ARTOP_ATP865:
  97                 case PCI_DEVICE_ID_ARTOP_ATP865R:
  98                         mode = (inb(hwif->channel ?
  99                                     hwif->mate->dma_status :
 100                                     hwif->dma_status) & 0x10) ? 4 : 3;
 101                         break;
 102                 case PCI_DEVICE_ID_ARTOP_ATP860:
 103                 case PCI_DEVICE_ID_ARTOP_ATP860R:
 104                         mode = 2;
 105                         break;
 106                 case PCI_DEVICE_ID_ARTOP_ATP850UF:
 107                 default:
 108                         return 1;
 109         }
 110
 111         if (!eighty_ninty_three(drive))
 112                 mode = min(mode, (u8)1);
 113         return mode;
 114 }
 115
 116 static int aec6210_tune_chipset (ide_drive_t *drive, u8 xferspeed)
 117 {
 118         ide_hwif_t *hwif        = HWIF(drive);
 119         struct pci_dev *dev     = hwif->pci_dev;
 120         u16 d_conf              = 0;
 121         u8 speed        = ide_rate_filter(aec62xx_ratemask(drive), xferspeed);
 122         u8 ultra = 0, ultra_conf = 0;
 123         u8 tmp0 = 0, tmp1 = 0, tmp2 = 0;
 124         unsigned long flags;
 125
 126         local_irq_save(flags);
 127         /* 0x40|(2*drive->dn): Active, 0x41|(2*drive->dn): Recovery */
 128         pci_read_config_word(dev, 0x40|(2*drive->dn), &d_conf);
 129         tmp0 = pci_bus_clock_list(speed, BUSCLOCK(dev));
 130         d_conf = ((tmp0 & 0xf0) << 4) | (tmp0 & 0xf);
 131         pci_write_config_word(dev, 0x40|(2*drive->dn), d_conf);
 132
 133         tmp1 = 0x00;
 134         tmp2 = 0x00;
 135         pci_read_config_byte(dev, 0x54, &ultra);
 136         tmp1 = ((0x00 << (2*drive->dn)) | (ultra & ~(3 << (2*drive->dn))));
 137         ultra_conf = pci_bus_clock_list_ultra(speed, BUSCLOCK(dev));
 138         tmp2 = ((ultra_conf << (2*drive->dn)) | (tmp1 & ~(3 << (2*drive->dn))));
 139         pci_write_config_byte(dev, 0x54, tmp2);
 140         local_irq_restore(flags);
 141         return(ide_config_drive_speed(drive, speed));
 142 }
 143
 144 static int aec6260_tune_chipset (ide_drive_t *drive, u8 xferspeed)
 145 {
 146         ide_hwif_t *hwif        = HWIF(drive);
 147         struct pci_dev *dev     = hwif->pci_dev;
 148         u8 speed        = ide_rate_filter(aec62xx_ratemask(drive), xferspeed);
 149         u8 unit         = (drive->select.b.unit & 0x01);
 150         u8 tmp1 = 0, tmp2 = 0;
 151         u8 ultra = 0, drive_conf = 0, ultra_conf = 0;
 152         unsigned long flags;
 153
 154         local_irq_save(flags);
 155         /* high 4-bits: Active, low 4-bits: Recovery */
 156         pci_read_config_byte(dev, 0x40|drive->dn, &drive_conf);
 157         drive_conf = pci_bus_clock_list(speed, BUSCLOCK(dev));
 158         pci_write_config_byte(dev, 0x40|drive->dn, drive_conf);
 159
 160         pci_read_config_byte(dev, (0x44|hwif->channel), &ultra);
 161         tmp1 = ((0x00 << (4*unit)) | (ultra & ~(7 << (4*unit))));
 162         ultra_conf = pci_bus_clock_list_ultra(speed, BUSCLOCK(dev));
 163         tmp2 = ((ultra_conf << (4*unit)) | (tmp1 & ~(7 << (4*unit))));
 164         pci_write_config_byte(dev, (0x44|hwif->channel), tmp2);
 165         local_irq_restore(flags);
 166         return(ide_config_drive_speed(drive, speed));
 167 }
 168
 169 static int aec62xx_tune_chipset (ide_drive_t *drive, u8 speed)
 170 {
 171         switch (HWIF(drive)->pci_dev->device) {
 172                 case PCI_DEVICE_ID_ARTOP_ATP865:
 173                 case PCI_DEVICE_ID_ARTOP_ATP865R:
 174                 case PCI_DEVICE_ID_ARTOP_ATP860:
 175                 case PCI_DEVICE_ID_ARTOP_ATP860R:
 176                         return ((int) aec6260_tune_chipset(drive, speed));
 177                 case PCI_DEVICE_ID_ARTOP_ATP850UF:
 178                         return ((int) aec6210_tune_chipset(drive, speed));
 179                 default:
 180                         return -1;
 181         }
 182 }
 183
 184 static int config_chipset_for_dma (ide_drive_t *drive)
 185 {
 186         u8 speed = ide_dma_speed(drive, aec62xx_ratemask(drive));
 187
 188         if (!(speed))
 189                 return 0;
 190
 191         (void) aec62xx_tune_chipset(drive, speed);
 192         return ide_dma_enable(drive);
 193 }
 194
 195 static void aec62xx_tune_drive (ide_drive_t *drive, u8 pio)
 196 {
 197         pio = ide_get_best_pio_mode(drive, pio, 4, NULL);
 198         (void) aec62xx_tune_chipset(drive, pio + XFER_PIO_0);
 199 }
 200
 201 static int aec62xx_config_drive_xfer_rate (ide_drive_t *drive)
 202 {
 203         if (ide_use_dma(drive) && config_chipset_for_dma(drive))
 204                 return 0;
 205
 206         if (ide_use_fast_pio(drive))
 207                 aec62xx_tune_drive(drive, 255);
 208
 209         return -1;
 210 }
 211
 212 static int aec62xx_irq_timeout (ide_drive_t *drive)
 213 {
 214         ide_hwif_t *hwif        = HWIF(drive);
 215         struct pci_dev *dev     = hwif->pci_dev;
 216
 217         switch(dev->device) {
 218                 case PCI_DEVICE_ID_ARTOP_ATP860:
 219                 case PCI_DEVICE_ID_ARTOP_ATP860R:
 220                 case PCI_DEVICE_ID_ARTOP_ATP865:
 221                 case PCI_DEVICE_ID_ARTOP_ATP865R:
 222                         printk(" AEC62XX time out ");
 223                 default:
 224                         break;
 225         }
 226         return 0;
 227 }
 228
 229 static unsigned int __devinit init_chipset_aec62xx(struct pci_dev *dev, const char *name)
 230 {
 231         int bus_speed = system_bus_clock();
 232
 233         if (dev->resource[PCI_ROM_RESOURCE].start) {
 234                 pci_write_config_dword(dev, PCI_ROM_ADDRESS, dev->resource[PCI_ROM_RESOURCE].start | PCI_ROM_ADDRESS_ENABLE);
 235                 printk(KERN_INFO "%s: ROM enabled at 0x%08lx\n", name,
 236                         (unsigned long)dev->resource[PCI_ROM_RESOURCE].start);
 237         }
 238
 239         if (bus_speed <= 33)
 240                 pci_set_drvdata(dev, (void *) aec6xxx_33_base);
 241         else
 242                 pci_set_drvdata(dev, (void *) aec6xxx_34_base);
 243
 244         /* These are necessary to get AEC6280 Macintosh cards to work */
 245         if ((dev->device == PCI_DEVICE_ID_ARTOP_ATP865) ||
 246             (dev->device == PCI_DEVICE_ID_ARTOP_ATP865R)) {
 247                 u8 reg49h = 0, reg4ah = 0;
 248                 /* Clear reset and test bits.  */
 249                 pci_read_config_byte(dev, 0x49, &reg49h);
 250                 pci_write_config_byte(dev, 0x49, reg49h & ~0x30);
 251                 /* Enable chip interrupt output.  */
 252                 pci_read_config_byte(dev, 0x4a, &reg4ah);
 253                 pci_write_config_byte(dev, 0x4a, reg4ah & ~0x01);
 254                 /* Enable burst mode. */
 255                 pci_read_config_byte(dev, 0x4a, &reg4ah);
 256                 pci_write_config_byte(dev, 0x4a, reg4ah | 0x80);
 257         }
 258
 259         return dev->irq;
 260 }
 261
 262 static void __devinit init_hwif_aec62xx(ide_hwif_t *hwif)
 263 {
 264         hwif->autodma = 0;
 265         hwif->tuneproc = &aec62xx_tune_drive;
 266         hwif->speedproc = &aec62xx_tune_chipset;
 267
 268         if (hwif->pci_dev->device == PCI_DEVICE_ID_ARTOP_ATP850UF)
 269                 hwif->serialized = hwif->channel;
 270
 271         if (hwif->mate)
 272                 hwif->mate->serialized = hwif->serialized;
 273
 274         if (!hwif->dma_base) {
 275                 hwif->drives[0].autotune = 1;
 276                 hwif->drives[1].autotune = 1;
 277                 return;
 278         }
 279
 280         hwif->ultra_mask = 0x7f;
 281         hwif->mwdma_mask = 0x07;
 282
 283         hwif->ide_dma_check     = &aec62xx_config_drive_xfer_rate;
 284         hwif->ide_dma_lostirq   = &aec62xx_irq_timeout;
 285
 286         if (!noautodma)
 287                 hwif->autodma = 1;
 288         hwif->drives[0].autodma = hwif->autodma;
 289         hwif->drives[1].autodma = hwif->autodma;
 290 }
 291
 292 static void __devinit init_dma_aec62xx(ide_hwif_t *hwif, unsigned long dmabase)
 293 {
 294         struct pci_dev *dev     = hwif->pci_dev;
 295
 296         if (dev->device == PCI_DEVICE_ID_ARTOP_ATP850UF) {
 297                 u8 reg54h = 0;
 298                 unsigned long flags;
 299
 300                 spin_lock_irqsave(&ide_lock, flags);
 301                 pci_read_config_byte(dev, 0x54, &reg54h);
 302                 pci_write_config_byte(dev, 0x54, reg54h & ~(hwif->channel ? 0xF0 : 0x0F));
 303                 spin_unlock_irqrestore(&ide_lock, flags);
 304         } else {
 305                 u8 ata66        = 0;
 306                 pci_read_config_byte(hwif->pci_dev, 0x49, &ata66);
 307                 if (!(hwif->udma_four))
 308                         hwif->udma_four = (ata66&(hwif->channel?0x02:0x01))?0:1;
 309         }
 310
 311         ide_setup_dma(hwif, dmabase, 8);
 312 }
 313
 314 static int __devinit init_setup_aec62xx(struct pci_dev *dev, ide_pci_device_t *d)
 315 {
 316         return ide_setup_pci_device(dev, d);
 317 }
 318
 319 static int __devinit init_setup_aec6x80(struct pci_dev *dev, ide_pci_device_t *d)
 320 {
 321         unsigned long bar4reg = pci_resource_start(dev, 4);
 322
 323         if (inb(bar4reg+2) & 0x10) {
 324                 strcpy(d->name, "AEC6880");
 325                 if (dev->device == PCI_DEVICE_ID_ARTOP_ATP865R)
 326                         strcpy(d->name, "AEC6880R");
 327         } else {
 328                 strcpy(d->name, "AEC6280");
 329                 if (dev->device == PCI_DEVICE_ID_ARTOP_ATP865R)
 330                         strcpy(d->name, "AEC6280R");
 331         }
 332
 333         return ide_setup_pci_device(dev, d);
 334 }
 335
 336 static ide_pci_device_t aec62xx_chipsets[] __devinitdata = {
 337         {       /* 0 */
 338                 .name           = "AEC6210",
 339                 .init_setup     = init_setup_aec62xx,
 340                 .init_chipset   = init_chipset_aec62xx,
 341                 .init_hwif      = init_hwif_aec62xx,
 342                 .init_dma       = init_dma_aec62xx,
 343                 .channels       = 2,
 344                 .autodma        = AUTODMA,
 345                 .enablebits     = {{0x4a,0x02,0x02}, {0x4a,0x04,0x04}},
 346                 .bootable       = OFF_BOARD,
 347         },{     /* 1 */
 348                 .name           = "AEC6260",
 349                 .init_setup     = init_setup_aec62xx,
 350                 .init_chipset   = init_chipset_aec62xx,
 351                 .init_hwif      = init_hwif_aec62xx,
 352                 .init_dma       = init_dma_aec62xx,
 353                 .channels       = 2,
 354                 .autodma        = NOAUTODMA,
 355                 .bootable       = OFF_BOARD,
 356         },{     /* 2 */
 357                 .name           = "AEC6260R",
 358                 .init_setup     = init_setup_aec62xx,
 359                 .init_chipset   = init_chipset_aec62xx,
 360                 .init_hwif      = init_hwif_aec62xx,
 361                 .init_dma       = init_dma_aec62xx,
 362                 .channels       = 2,
 363                 .autodma        = AUTODMA,
 364                 .enablebits     = {{0x4a,0x02,0x02}, {0x4a,0x04,0x04}},
 365                 .bootable       = NEVER_BOARD,
 366         },{     /* 3 */
 367                 .name           = "AEC6X80",
 368                 .init_setup     = init_setup_aec6x80,
 369                 .init_chipset   = init_chipset_aec62xx,
 370                 .init_hwif      = init_hwif_aec62xx,
 371                 .init_dma       = init_dma_aec62xx,
 372                 .channels       = 2,
 373                 .autodma        = AUTODMA,
 374                 .bootable       = OFF_BOARD,
 375         },{     /* 4 */
 376                 .name           = "AEC6X80R",
 377                 .init_setup     = init_setup_aec6x80,
 378                 .init_chipset   = init_chipset_aec62xx,
 379                 .init_hwif      = init_hwif_aec62xx,
 380                 .init_dma       = init_dma_aec62xx,
 381                 .channels       = 2,
 382                 .autodma        = AUTODMA,
 383                 .enablebits     = {{0x4a,0x02,0x02}, {0x4a,0x04,0x04}},
 384                 .bootable       = OFF_BOARD,
 385         }
 386 };
 387
 388 /**
 389  *      aec62xx_init_one        -       called when a AEC is found
 390  *      @dev: the aec62xx device
 391  *      @id: the matching pci id
 392  *
 393  *      Called when the PCI registration layer (or the IDE initialization)
 394  *      finds a device matching our IDE device tables.
 395  */
 396
 397 static int __devinit aec62xx_init_one(struct pci_dev *dev, const struct pci_device_id *id)
 398 {
 399         ide_pci_device_t *d = &aec62xx_chipsets[id->driver_data];
 400
 401         return d->init_setup(dev, d);
 402 }
 403
 404 static struct pci_device_id aec62xx_pci_tbl[] = {
 405         { PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_ATP850UF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
 406         { PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_ATP860,   PCI_ANY_ID, PCI_ANY_ID, 0, 0, 1 },
 407         { PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_ATP860R,  PCI_ANY_ID, PCI_ANY_ID, 0, 0, 2 },
 408         { PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_ATP865,   PCI_ANY_ID, PCI_ANY_ID, 0, 0, 3 },
 409         { PCI_VENDOR_ID_ARTOP, PCI_DEVICE_ID_ARTOP_ATP865R,  PCI_ANY_ID, PCI_ANY_ID, 0, 0, 4 },
 410         { 0, },
 411 };
 412 MODULE_DEVICE_TABLE(pci, aec62xx_pci_tbl);
 413
 414 static struct pci_driver driver = {
 415         .name           = "AEC62xx_IDE",
 416         .id_table       = aec62xx_pci_tbl,
 417         .probe          = aec62xx_init_one,
 418 };
 419
 420 static int __init aec62xx_ide_init(void)
 421 {
 422         return ide_pci_register_driver(&driver);
 423 }
 424
 425 module_init(aec62xx_ide_init);
 426
 427 MODULE_AUTHOR("Andre Hedrick");
 428 MODULE_DESCRIPTION("PCI driver module for ARTOP AEC62xx IDE");
 429 MODULE_LICENSE("GPL");