]> www.pilppa.org Git - linux-2.6-omap-h63xx.git/blob - arch/arm/plat-omap/devices.c
e3e2bd50aa48539d8106425de2145428d5c8f487
[linux-2.6-omap-h63xx.git] / arch / arm / plat-omap / devices.c
1 /*
2  * linux/arch/arm/plat-omap/devices.c
3  *
4  * Common platform device setup/initialization for OMAP1 and OMAP2
5  *
6  * This program is free software; you can redistribute it and/or modify
7  * it under the terms of the GNU General Public License as published by
8  * the Free Software Foundation; either version 2 of the License, or
9  * (at your option) any later version.
10  */
11
12 #include <linux/module.h>
13 #include <linux/kernel.h>
14 #include <linux/init.h>
15 #include <linux/platform_device.h>
16
17 #include <asm/hardware.h>
18 #include <asm/io.h>
19 #include <asm/mach-types.h>
20 #include <asm/mach/map.h>
21
22 #include <asm/arch/tc.h>
23 #include <asm/arch/board.h>
24 #include <asm/arch/mux.h>
25 #include <asm/arch/gpio.h>
26 #include <asm/arch/menelaus.h>
27
28 #if     defined(CONFIG_OMAP_DSP) || defined(CONFIG_OMAP_DSP_MODULE)
29
30 #include "../plat-omap/dsp/dsp_common.h"
31
32 static struct resource omap_dsp_resources[] = {
33         {
34                 .name   = "dsp_mmu",
35                 .start  = -1,
36                 .flags  = IORESOURCE_IRQ,
37         },
38 };
39
40 static struct platform_device omap_dsp_device = {
41         .name           = "dsp",
42         .id             = -1,
43         .num_resources  = ARRAY_SIZE(omap_dsp_resources),
44         .resource       = omap_dsp_resources,
45 };
46
47
48 static inline void omap_init_dsp(void)
49 {
50         struct resource *res;
51         int irq;
52
53         if (cpu_is_omap15xx())
54                 irq = INT_1510_DSP_MMU;
55         else if (cpu_is_omap16xx())
56                 irq = INT_1610_DSP_MMU;
57         else if (cpu_is_omap24xx())
58                 irq = INT_24XX_DSP_MMU;
59
60         res = platform_get_resource_byname(&omap_dsp_device,
61                                            IORESOURCE_IRQ, "dsp_mmu");
62         res->start = irq;
63
64         platform_device_register(&omap_dsp_device);
65 }
66 #else
67 static inline void omap_init_dsp(void) { }
68 #endif
69
70 /*-------------------------------------------------------------------------*/
71
72 #if     defined(CONFIG_I2C_OMAP) || defined(CONFIG_I2C_OMAP_MODULE)
73
74 #define OMAP1_I2C_BASE          0xfffb3800
75 #define OMAP2_I2C_BASE1         0x48070000
76 #define OMAP_I2C_SIZE           0x3f
77 #define OMAP1_I2C_INT           INT_I2C
78 #define OMAP2_I2C_INT1          56
79
80 static struct resource i2c_resources1[] = {
81         {
82                 .start          = 0,
83                 .end            = 0,
84                 .flags          = IORESOURCE_MEM,
85         },
86         {
87                 .start          = 0,
88                 .flags          = IORESOURCE_IRQ,
89         },
90 };
91
92 /* DMA not used; works around erratum writing to non-empty i2c fifo */
93
94 static struct platform_device omap_i2c_device1 = {
95         .name           = "i2c_omap",
96         .id             = 1,
97         .num_resources  = ARRAY_SIZE(i2c_resources1),
98         .resource       = i2c_resources1,
99 };
100
101 /* See also arch/arm/mach-omap2/devices.c for second I2C on 24xx */
102 static void omap_init_i2c(void)
103 {
104         if (cpu_is_omap24xx()) {
105                 i2c_resources1[0].start = OMAP2_I2C_BASE1;
106                 i2c_resources1[0].end = OMAP2_I2C_BASE1 + OMAP_I2C_SIZE;
107                 i2c_resources1[1].start = OMAP2_I2C_INT1;
108         } else {
109                 i2c_resources1[0].start = OMAP1_I2C_BASE;
110                 i2c_resources1[0].end = OMAP1_I2C_BASE + OMAP_I2C_SIZE;
111                 i2c_resources1[1].start = OMAP1_I2C_INT;
112         }
113
114         /* FIXME define and use a boot tag, in case of boards that
115          * either don't wire up I2C, or chips that mux it differently...
116          * it can include clocking and address info, maybe more.
117          */
118         if (cpu_is_omap24xx()) {
119                 omap_cfg_reg(M19_24XX_I2C1_SCL);
120                 omap_cfg_reg(L15_24XX_I2C1_SDA);
121         } else {
122                 omap_cfg_reg(I2C_SCL);
123                 omap_cfg_reg(I2C_SDA);
124         }
125
126         (void) platform_device_register(&omap_i2c_device1);
127 }
128
129 #else
130 static inline void omap_init_i2c(void) {}
131 #endif
132
133 /*-------------------------------------------------------------------------*/
134 #if     defined(CONFIG_KEYBOARD_OMAP) || defined(CONFIG_KEYBOARD_OMAP_MODULE)
135
136 static void omap_init_kp(void)
137 {
138         if (machine_is_omap_h2() || machine_is_omap_h3()) {
139                 omap_cfg_reg(F18_1610_KBC0);
140                 omap_cfg_reg(D20_1610_KBC1);
141                 omap_cfg_reg(D19_1610_KBC2);
142                 omap_cfg_reg(E18_1610_KBC3);
143                 omap_cfg_reg(C21_1610_KBC4);
144
145                 omap_cfg_reg(G18_1610_KBR0);
146                 omap_cfg_reg(F19_1610_KBR1);
147                 omap_cfg_reg(H14_1610_KBR2);
148                 omap_cfg_reg(E20_1610_KBR3);
149                 omap_cfg_reg(E19_1610_KBR4);
150                 omap_cfg_reg(N19_1610_KBR5);
151         } else if (machine_is_omap_perseus2() || machine_is_omap_fsample()) {
152                 omap_cfg_reg(E2_730_KBR0);
153                 omap_cfg_reg(J7_730_KBR1);
154                 omap_cfg_reg(E1_730_KBR2);
155                 omap_cfg_reg(F3_730_KBR3);
156                 omap_cfg_reg(D2_730_KBR4);
157
158                 omap_cfg_reg(C2_730_KBC0);
159                 omap_cfg_reg(D3_730_KBC1);
160                 omap_cfg_reg(E4_730_KBC2);
161                 omap_cfg_reg(F4_730_KBC3);
162                 omap_cfg_reg(E3_730_KBC4);
163         } else if (machine_is_omap_h4()) {
164                 omap_cfg_reg(T19_24XX_KBR0);
165                 omap_cfg_reg(R19_24XX_KBR1);
166                 omap_cfg_reg(V18_24XX_KBR2);
167                 omap_cfg_reg(M21_24XX_KBR3);
168                 omap_cfg_reg(E5__24XX_KBR4);
169                 if (omap_has_menelaus()) {
170                         omap_cfg_reg(B3__24XX_KBR5);
171                         omap_cfg_reg(AA4_24XX_KBC2);
172                         omap_cfg_reg(B13_24XX_KBC6);
173                 } else {
174                         omap_cfg_reg(M18_24XX_KBR5);
175                         omap_cfg_reg(H19_24XX_KBC2);
176                         omap_cfg_reg(N19_24XX_KBC6);
177                 }
178                 omap_cfg_reg(R20_24XX_KBC0);
179                 omap_cfg_reg(M14_24XX_KBC1);
180                 omap_cfg_reg(V17_24XX_KBC3);
181                 omap_cfg_reg(P21_24XX_KBC4);
182                 omap_cfg_reg(L14_24XX_KBC5);
183         }
184 }
185 #else
186 static inline void omap_init_kp(void) {}
187 #endif
188
189 /*-------------------------------------------------------------------------*/
190
191 #if     defined(CONFIG_MMC_OMAP) || defined(CONFIG_MMC_OMAP_MODULE)
192
193 #ifdef CONFIG_ARCH_OMAP24XX
194 #define OMAP_MMC1_BASE          0x4809c000
195 #define OMAP_MMC1_INT           INT_24XX_MMC_IRQ
196 #else
197 #define OMAP_MMC1_BASE          0xfffb7800
198 #define OMAP_MMC1_INT           INT_MMC
199 #endif
200 #define OMAP_MMC2_BASE          0xfffb7c00      /* omap16xx only */
201
202 static struct omap_mmc_conf mmc1_conf;
203
204 static u64 mmc1_dmamask = 0xffffffff;
205
206 static struct resource mmc1_resources[] = {
207         {
208                 .start          = OMAP_MMC1_BASE,
209                 .end            = OMAP_MMC1_BASE + 0x7f,
210                 .flags          = IORESOURCE_MEM,
211         },
212         {
213                 .start          = OMAP_MMC1_INT,
214                 .flags          = IORESOURCE_IRQ,
215         },
216 };
217
218 static struct platform_device mmc_omap_device1 = {
219         .name           = "mmci-omap",
220         .id             = 1,
221         .dev = {
222                 .dma_mask       = &mmc1_dmamask,
223                 .platform_data  = &mmc1_conf,
224         },
225         .num_resources  = ARRAY_SIZE(mmc1_resources),
226         .resource       = mmc1_resources,
227 };
228
229 #ifdef  CONFIG_ARCH_OMAP16XX
230
231 static struct omap_mmc_conf mmc2_conf;
232
233 static u64 mmc2_dmamask = 0xffffffff;
234
235 static struct resource mmc2_resources[] = {
236         {
237                 .start          = OMAP_MMC2_BASE,
238                 .end            = OMAP_MMC2_BASE + 0x7f,
239                 .flags          = IORESOURCE_MEM,
240         },
241         {
242                 .start          = INT_1610_MMC2,
243                 .flags          = IORESOURCE_IRQ,
244         },
245 };
246
247 static struct platform_device mmc_omap_device2 = {
248         .name           = "mmci-omap",
249         .id             = 2,
250         .dev = {
251                 .dma_mask       = &mmc2_dmamask,
252                 .platform_data  = &mmc2_conf,
253         },
254         .num_resources  = ARRAY_SIZE(mmc2_resources),
255         .resource       = mmc2_resources,
256 };
257 #endif
258
259 static void __init omap_init_mmc(void)
260 {
261         const struct omap_mmc_config    *mmc_conf;
262         const struct omap_mmc_conf      *mmc;
263
264         /* NOTE:  assumes MMC was never (wrongly) enabled */
265         mmc_conf = omap_get_config(OMAP_TAG_MMC, struct omap_mmc_config);
266         if (!mmc_conf)
267                 return;
268
269         /* block 1 is always available and has just one pinout option */
270         mmc = &mmc_conf->mmc[0];
271         if (mmc->enabled) {
272                 if (cpu_is_omap24xx()) {
273                         omap_cfg_reg(H18_24XX_MMC_CMD);
274                         omap_cfg_reg(H15_24XX_MMC_CLKI);
275                         omap_cfg_reg(G19_24XX_MMC_CLKO);
276                         omap_cfg_reg(F20_24XX_MMC_DAT0);
277                         omap_cfg_reg(F19_24XX_MMC_DAT_DIR0);
278                         omap_cfg_reg(G18_24XX_MMC_CMD_DIR);
279                 } else {
280                         omap_cfg_reg(MMC_CMD);
281                         omap_cfg_reg(MMC_CLK);
282                         omap_cfg_reg(MMC_DAT0);
283                         if (cpu_is_omap1710()) {
284                                 omap_cfg_reg(M15_1710_MMC_CLKI);
285                                 omap_cfg_reg(P19_1710_MMC_CMDDIR);
286                                 omap_cfg_reg(P20_1710_MMC_DATDIR0);
287                         }
288                 }
289                 if (mmc->wire4) {
290                         if (cpu_is_omap24xx()) {
291                                 omap_cfg_reg(H14_24XX_MMC_DAT1);
292                                 omap_cfg_reg(E19_24XX_MMC_DAT2);
293                                 omap_cfg_reg(D19_24XX_MMC_DAT3);
294                                 omap_cfg_reg(E20_24XX_MMC_DAT_DIR1);
295                                 omap_cfg_reg(F18_24XX_MMC_DAT_DIR2);
296                                 omap_cfg_reg(E18_24XX_MMC_DAT_DIR3);
297                         } else {
298                                 omap_cfg_reg(MMC_DAT1);
299                                 /* NOTE:  DAT2 can be on W10 (here) or M15 */
300                                 if (!mmc->nomux)
301                                         omap_cfg_reg(MMC_DAT2);
302                                 omap_cfg_reg(MMC_DAT3);
303                         }
304                 }
305                 mmc1_conf = *mmc;
306                 (void) platform_device_register(&mmc_omap_device1);
307         }
308
309 #ifdef  CONFIG_ARCH_OMAP16XX
310         /* block 2 is on newer chips, and has many pinout options */
311         mmc = &mmc_conf->mmc[1];
312         if (mmc->enabled) {
313                 if (!mmc->nomux) {
314                         omap_cfg_reg(Y8_1610_MMC2_CMD);
315                         omap_cfg_reg(Y10_1610_MMC2_CLK);
316                         omap_cfg_reg(R18_1610_MMC2_CLKIN);
317                         omap_cfg_reg(W8_1610_MMC2_DAT0);
318                         if (mmc->wire4) {
319                                 omap_cfg_reg(V8_1610_MMC2_DAT1);
320                                 omap_cfg_reg(W15_1610_MMC2_DAT2);
321                                 omap_cfg_reg(R10_1610_MMC2_DAT3);
322                         }
323
324                         /* These are needed for the level shifter */
325                         omap_cfg_reg(V9_1610_MMC2_CMDDIR);
326                         omap_cfg_reg(V5_1610_MMC2_DATDIR0);
327                         omap_cfg_reg(W19_1610_MMC2_DATDIR1);
328                 }
329
330                 /* Feedback clock must be set on OMAP-1710 MMC2 */
331                 if (cpu_is_omap1710())
332                         omap_writel(omap_readl(MOD_CONF_CTRL_1) | (1 << 24),
333                                      MOD_CONF_CTRL_1);
334                 mmc2_conf = *mmc;
335                 (void) platform_device_register(&mmc_omap_device2);
336         }
337 #endif
338         return;
339 }
340 #else
341 static inline void omap_init_mmc(void) {}
342 #endif
343
344 /*-------------------------------------------------------------------------*/
345
346 /* Numbering for the SPI-capable controllers when used for SPI:
347  * spi          = 1
348  * uwire        = 2
349  * mmc1..2      = 3..4
350  * mcbsp1..3    = 5..7
351  */
352
353 #if defined(CONFIG_SPI_OMAP_UWIRE) || defined(CONFIG_SPI_OMAP_UWIRE_MODULE)
354
355 #define OMAP_UWIRE_BASE         0xfffb3000
356
357 static struct resource uwire_resources[] = {
358         {
359                 .start          = OMAP_UWIRE_BASE,
360                 .end            = OMAP_UWIRE_BASE + 0x20,
361                 .flags          = IORESOURCE_MEM,
362         },
363 };
364
365 static struct platform_device omap_uwire_device = {
366         .name      = "omap_uwire",
367         .id          = -1,
368         .num_resources  = ARRAY_SIZE(uwire_resources),
369         .resource       = uwire_resources,
370 };
371
372 static void omap_init_uwire(void)
373 {
374         /* FIXME define and use a boot tag; not all boards will be hooking
375          * up devices to the microwire controller, and multi-board configs
376          * mean that CONFIG_SPI_OMAP_UWIRE may be configured anyway...
377          */
378
379         /* board-specific code must configure chipselects (only a few
380          * are normally used) and SCLK/SDI/SDO (each has two choices).
381          */
382         (void) platform_device_register(&omap_uwire_device);
383 }
384 #else
385 static inline void omap_init_uwire(void) {}
386 #endif
387
388 /*-------------------------------------------------------------------------*/
389
390 #if     defined(CONFIG_OMAP_WATCHDOG) || defined(CONFIG_OMAP_WATCHDOG_MODULE)
391
392 #ifdef CONFIG_ARCH_OMAP24XX
393 #define OMAP_WDT_BASE           0x48022000
394 #else
395 #define OMAP_WDT_BASE           0xfffeb000
396 #endif
397
398 static struct resource wdt_resources[] = {
399         {
400                 .start          = OMAP_WDT_BASE,
401                 .end            = OMAP_WDT_BASE + 0x4f,
402                 .flags          = IORESOURCE_MEM,
403         },
404 };
405
406 static struct platform_device omap_wdt_device = {
407         .name      = "omap_wdt",
408         .id          = -1,
409         .num_resources  = ARRAY_SIZE(wdt_resources),
410         .resource       = wdt_resources,
411 };
412
413 static void omap_init_wdt(void)
414 {
415         (void) platform_device_register(&omap_wdt_device);
416 }
417 #else
418 static inline void omap_init_wdt(void) {}
419 #endif
420
421 /*-------------------------------------------------------------------------*/
422
423 #if     defined(CONFIG_OMAP_RNG) || defined(CONFIG_OMAP_RNG_MODULE)
424
425 #ifdef CONFIG_ARCH_OMAP24XX
426 #define OMAP_RNG_BASE           0x480A0000
427 #else
428 #define OMAP_RNG_BASE           0xfffe5000
429 #endif
430
431 static struct resource rng_resources[] = {
432         {
433                 .start          = OMAP_RNG_BASE,
434                 .end            = OMAP_RNG_BASE + 0x4f,
435                 .flags          = IORESOURCE_MEM,
436         },
437 };
438
439 static struct platform_device omap_rng_device = {
440         .name      = "omap_rng",
441         .id          = -1,
442         .num_resources  = ARRAY_SIZE(rng_resources),
443         .resource       = rng_resources,
444 };
445
446 static void omap_init_rng(void)
447 {
448         (void) platform_device_register(&omap_rng_device);
449 }
450 #else
451 static inline void omap_init_rng(void) {}
452 #endif
453
454 /*
455  * This gets called after board-specific INIT_MACHINE, and initializes most
456  * on-chip peripherals accessible on this board (except for few like USB):
457  *
458  *  (a) Does any "standard config" pin muxing needed.  Board-specific
459  *      code will have muxed GPIO pins and done "nonstandard" setup;
460  *      that code could live in the boot loader.
461  *  (b) Populating board-specific platform_data with the data drivers
462  *      rely on to handle wiring variations.
463  *  (c) Creating platform devices as meaningful on this board and
464  *      with this kernel configuration.
465  *
466  * Claiming GPIOs, and setting their direction and initial values, is the
467  * responsibility of the device drivers.  So is responding to probe().
468  *
469  * Board-specific knowlege like creating devices or pin setup is to be
470  * kept out of drivers as much as possible.  In particular, pin setup
471  * may be handled by the boot loader, and drivers should expect it will
472  * normally have been done by the time they're probed.
473  */
474 static int __init omap_init_devices(void)
475 {
476         /* please keep these calls, and their implementations above,
477          * in alphabetical order so they're easier to sort through.
478          */
479         omap_init_dsp();
480         omap_init_i2c();
481         omap_init_kp();
482         omap_init_mmc();
483         omap_init_uwire();
484         omap_init_wdt();
485         omap_init_rng();
486
487         return 0;
488 }
489 arch_initcall(omap_init_devices);