]> www.pilppa.org Git - linux-2.6-omap-h63xx.git/blob - arch/arm/mach-omap2/timer-gp.c
ARM: OMAP: hrtimers/dyntick support for OMAP2 GP-timers
[linux-2.6-omap-h63xx.git] / arch / arm / mach-omap2 / timer-gp.c
1 /*
2  * linux/arch/arm/mach-omap2/timer-gp.c
3  *
4  * OMAP2 GP timer support.
5  *
6  * Update to use new clocksource/clockevent layers
7  * Author: Kevin Hilman, MontaVista Software, Inc. <source@mvista.com>
8  * Copyright (C) 2007 MontaVista Software, Inc.
9  *
10  * Original driver:
11  * Copyright (C) 2005 Nokia Corporation
12  * Author: Paul Mundt <paul.mundt@nokia.com>
13  *         Juha Yrjölä <juha.yrjola@nokia.com>
14  * OMAP Dual-mode timer framework support by Timo Teras
15  *
16  * Some parts based off of TI's 24xx code:
17  *
18  *   Copyright (C) 2004 Texas Instruments, Inc.
19  *
20  * Roughly modelled after the OMAP1 MPU timer code.
21  *
22  * This file is subject to the terms and conditions of the GNU General Public
23  * License. See the file "COPYING" in the main directory of this archive
24  * for more details.
25  */
26 #include <linux/init.h>
27 #include <linux/time.h>
28 #include <linux/interrupt.h>
29 #include <linux/err.h>
30 #include <linux/clk.h>
31 #include <linux/delay.h>
32 #include <linux/irq.h>
33 #include <linux/clocksource.h>
34 #include <linux/clockchips.h>
35
36 #include <asm/mach/time.h>
37 #include <asm/arch/dmtimer.h>
38
39 static struct omap_dm_timer *gptimer;
40 static struct clock_event_device clockevent_gpt;
41
42 static irqreturn_t omap2_gp_timer_interrupt(int irq, void *dev_id)
43 {
44         struct omap_dm_timer *gpt = (struct omap_dm_timer *)dev_id;
45         struct clock_event_device *evt = &clockevent_gpt;
46
47         omap_dm_timer_write_status(gpt, OMAP_TIMER_INT_OVERFLOW);
48
49         evt->event_handler(evt);
50         return IRQ_HANDLED;
51 }
52
53 static struct irqaction omap2_gp_timer_irq = {
54         .name           = "gp timer",
55         .flags          = IRQF_DISABLED | IRQF_TIMER | IRQF_IRQPOLL,
56         .handler        = omap2_gp_timer_interrupt,
57 };
58
59 static int omap2_gp_timer_set_next_event(unsigned long cycles,
60                                          struct clock_event_device *evt)
61 {
62         omap_dm_timer_set_load(gptimer, 0, 0xffffffff - cycles);
63         omap_dm_timer_start(gptimer);
64
65         return 0;
66 }
67
68 static void omap2_gp_timer_set_mode(enum clock_event_mode mode,
69                                     struct clock_event_device *evt)
70 {
71         u32 period;
72
73         omap_dm_timer_stop(gptimer);
74
75         switch (mode) {
76         case CLOCK_EVT_MODE_PERIODIC:
77                 period = clk_get_rate(omap_dm_timer_get_fclk(gptimer)) / HZ;
78                 period -= 1;
79
80                 omap_dm_timer_set_load(gptimer, 1, 0xffffffff - period);
81                 omap_dm_timer_start(gptimer);
82                 break;
83         case CLOCK_EVT_MODE_ONESHOT:
84                 break;
85         case CLOCK_EVT_MODE_UNUSED:
86         case CLOCK_EVT_MODE_SHUTDOWN:
87                 break;
88         }
89 }
90
91 static struct clock_event_device clockevent_gpt = {
92         .name           = "gp timer",
93         .features       = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT,
94         .shift          = 32,
95         .set_next_event = omap2_gp_timer_set_next_event,
96         .set_mode       = omap2_gp_timer_set_mode,
97 };
98
99 static void __init omap2_gp_clockevent_init(void)
100 {
101         u32 tick_rate;
102
103         gptimer = omap_dm_timer_request_specific(1);
104         BUG_ON(gptimer == NULL);
105
106         omap_dm_timer_set_source(gptimer, OMAP_TIMER_SRC_SYS_CLK);
107         tick_rate = clk_get_rate(omap_dm_timer_get_fclk(gptimer));
108
109         omap2_gp_timer_irq.dev_id = (void *)gptimer;
110         setup_irq(omap_dm_timer_get_irq(gptimer), &omap2_gp_timer_irq);
111         omap_dm_timer_set_int_enable(gptimer, OMAP_TIMER_INT_OVERFLOW);
112
113         clockevent_gpt.mult = div_sc(tick_rate, NSEC_PER_SEC,
114                                      clockevent_gpt.shift);
115         clockevent_gpt.max_delta_ns =
116                 clockevent_delta2ns(0xffffffff, &clockevent_gpt);
117         clockevent_gpt.min_delta_ns =
118                 clockevent_delta2ns(1, &clockevent_gpt);
119
120         clockevent_gpt.cpumask = cpumask_of_cpu(0);
121         clockevents_register_device(&clockevent_gpt);
122 }
123
124 /*
125  * clocksource
126  */
127 static struct omap_dm_timer *gpt_clocksource;
128 static cycle_t clocksource_read_cycles(void)
129 {
130         return (cycle_t)omap_dm_timer_read_counter(gpt_clocksource);
131 }
132
133 static struct clocksource clocksource_gpt = {
134         .name           = "gp timer",
135         .rating         = 300,
136         .read           = clocksource_read_cycles,
137         .mask           = CLOCKSOURCE_MASK(32),
138         .shift          = 24,
139         .flags          = CLOCK_SOURCE_IS_CONTINUOUS,
140 };
141
142 /* Setup free-running counter for clocksource */
143 static void __init omap2_gp_clocksource_init(void)
144 {
145         static struct omap_dm_timer *gpt;
146         u32 tick_rate, tick_period;
147         static char err1[] __initdata = KERN_ERR
148                 "%s: failed to request dm-timer\n";
149         static char err2[] __initdata = KERN_ERR
150                 "%s: can't register clocksource!\n";
151
152         gpt = omap_dm_timer_request();
153         if (!gpt)
154                 printk(err1, clocksource_gpt.name);
155         gpt_clocksource = gpt;
156
157         omap_dm_timer_set_source(gpt, OMAP_TIMER_SRC_SYS_CLK);
158         tick_rate = clk_get_rate(omap_dm_timer_get_fclk(gpt));
159         tick_period = (tick_rate / HZ) - 1;
160
161         omap_dm_timer_set_load(gpt, 1, 0);
162         omap_dm_timer_start(gpt);
163
164         clocksource_gpt.mult =
165                 clocksource_khz2mult(tick_rate/1000, clocksource_gpt.shift);
166         if (clocksource_register(&clocksource_gpt))
167                 printk(err2, clocksource_gpt.name);
168 }
169
170 static void __init omap2_gp_timer_init(void)
171 {
172         omap_dm_timer_init();
173
174         omap2_gp_clockevent_init();
175         omap2_gp_clocksource_init();
176 }
177
178 struct sys_timer omap_timer = {
179         .init   = omap2_gp_timer_init,
180 };