arch/arm/mach-omap2/devices.c

   1 /*
   2  * linux/arch/arm/mach-omap2/devices.c
   3  *
   4  * OMAP2 platform device setup/initialization
   5  *
   6  * This program is free software; you can redistribute it and/or modify
   7  * it under the terms of the GNU General Public License as published by
   8  * the Free Software Foundation; either version 2 of the License, or
   9  * (at your option) any later version.
  10  */
  11
  12 #include <linux/module.h>
  13 #include <linux/kernel.h>
  14 #include <linux/init.h>
  15 #include <linux/platform_device.h>
  16 #include <linux/io.h>
  17 #include <linux/clk.h>
  18
  19 #include <mach/hardware.h>
  20 #include <asm/mach-types.h>
  21 #include <asm/mach/map.h>
  22
  23 #include <mach/control.h>
  24 #include <mach/tc.h>
  25 #include <mach/board.h>
  26 #include <mach/mux.h>
  27 #include <mach/gpio.h>
  28 #include <mach/eac.h>
  29 #include <mach/mmc.h>
  30
  31 #if defined(CONFIG_VIDEO_OMAP2) || defined(CONFIG_VIDEO_OMAP2_MODULE)
  32
  33 static struct resource cam_resources[] = {
  34         {
  35                 .start          = OMAP24XX_CAMERA_BASE,
  36                 .end            = OMAP24XX_CAMERA_BASE + 0xfff,
  37                 .flags          = IORESOURCE_MEM,
  38         },
  39         {
  40                 .start          = INT_24XX_CAM_IRQ,
  41                 .flags          = IORESOURCE_IRQ,
  42         }
  43 };
  44
  45 static struct platform_device omap_cam_device = {
  46         .name           = "omap24xxcam",
  47         .id             = -1,
  48         .num_resources  = ARRAY_SIZE(cam_resources),
  49         .resource       = cam_resources,
  50 };
  51
  52 static inline void omap_init_camera(void)
  53 {
  54         platform_device_register(&omap_cam_device);
  55 }
  56
  57 #elif defined(CONFIG_VIDEO_OMAP3) || defined(CONFIG_VIDEO_OMAP3_MODULE)
  58
  59 static struct resource omap3isp_resources[] = {
  60         {
  61                 .start          = OMAP3430_ISP_BASE,
  62                 .end            = OMAP3430_ISP_END,
  63                 .flags          = IORESOURCE_MEM,
  64         },
  65         {
  66                 .start          = OMAP3430_ISP_CBUFF_BASE,
  67                 .end            = OMAP3430_ISP_CBUFF_END,
  68                 .flags          = IORESOURCE_MEM,
  69         },
  70         {
  71                 .start          = OMAP3430_ISP_CCP2_BASE,
  72                 .end            = OMAP3430_ISP_CCP2_END,
  73                 .flags          = IORESOURCE_MEM,
  74         },
  75         {
  76                 .start          = OMAP3430_ISP_CCDC_BASE,
  77                 .end            = OMAP3430_ISP_CCDC_END,
  78                 .flags          = IORESOURCE_MEM,
  79         },
  80         {
  81                 .start          = OMAP3430_ISP_HIST_BASE,
  82                 .end            = OMAP3430_ISP_HIST_END,
  83                 .flags          = IORESOURCE_MEM,
  84         },
  85         {
  86                 .start          = OMAP3430_ISP_H3A_BASE,
  87                 .end            = OMAP3430_ISP_H3A_END,
  88                 .flags          = IORESOURCE_MEM,
  89         },
  90         {
  91                 .start          = OMAP3430_ISP_PREV_BASE,
  92                 .end            = OMAP3430_ISP_PREV_END,
  93                 .flags          = IORESOURCE_MEM,
  94         },
  95         {
  96                 .start          = OMAP3430_ISP_RESZ_BASE,
  97                 .end            = OMAP3430_ISP_RESZ_END,
  98                 .flags          = IORESOURCE_MEM,
  99         },
 100         {
 101                 .start          = OMAP3430_ISP_SBL_BASE,
 102                 .end            = OMAP3430_ISP_SBL_END,
 103                 .flags          = IORESOURCE_MEM,
 104         },
 105         {
 106                 .start          = OMAP3430_ISP_CSI2A_BASE,
 107                 .end            = OMAP3430_ISP_CSI2A_END,
 108                 .flags          = IORESOURCE_MEM,
 109         },
 110         {
 111                 .start          = OMAP3430_ISP_CSI2PHY_BASE,
 112                 .end            = OMAP3430_ISP_CSI2PHY_END,
 113                 .flags          = IORESOURCE_MEM,
 114         },
 115         {
 116                 .start          = INT_34XX_CAM_IRQ,
 117                 .flags          = IORESOURCE_IRQ,
 118         }
 119 };
 120
 121 static struct platform_device omap3isp_device = {
 122         .name           = "omap3isp",
 123         .id             = -1,
 124         .num_resources  = ARRAY_SIZE(omap3isp_resources),
 125         .resource       = omap3isp_resources,
 126 };
 127
 128 static inline void omap_init_camera(void)
 129 {
 130         platform_device_register(&omap3isp_device);
 131 }
 132 #else
 133 static inline void omap_init_camera(void)
 134 {
 135 }
 136 #endif
 137
 138 #if defined(CONFIG_OMAP_MBOX_FWK) || defined(CONFIG_OMAP_MBOX_FWK_MODULE)
 139
 140 #define MBOX_REG_SIZE   0x120
 141
 142 static struct resource omap2_mbox_resources[] = {
 143         {
 144                 .start          = OMAP24XX_MAILBOX_BASE,
 145                 .end            = OMAP24XX_MAILBOX_BASE + MBOX_REG_SIZE - 1,
 146                 .flags          = IORESOURCE_MEM,
 147         },
 148         {
 149                 .start          = INT_24XX_MAIL_U0_MPU,
 150                 .flags          = IORESOURCE_IRQ,
 151         },
 152         {
 153                 .start          = INT_24XX_MAIL_U3_MPU,
 154                 .flags          = IORESOURCE_IRQ,
 155         },
 156 };
 157
 158 static struct resource omap3_mbox_resources[] = {
 159         {
 160                 .start          = OMAP34XX_MAILBOX_BASE,
 161                 .end            = OMAP34XX_MAILBOX_BASE + MBOX_REG_SIZE - 1,
 162                 .flags          = IORESOURCE_MEM,
 163         },
 164         {
 165                 .start          = INT_24XX_MAIL_U0_MPU,
 166                 .flags          = IORESOURCE_IRQ,
 167         },
 168 };
 169
 170 static struct platform_device mbox_device = {
 171         .name           = "omap2-mailbox",
 172         .id             = -1,
 173 };
 174
 175 static inline void omap_init_mbox(void)
 176 {
 177         if (cpu_is_omap2420()) {
 178                 mbox_device.num_resources = ARRAY_SIZE(omap2_mbox_resources);
 179                 mbox_device.resource = omap2_mbox_resources;
 180         } else if (cpu_is_omap3430()) {
 181                 mbox_device.num_resources = ARRAY_SIZE(omap3_mbox_resources);
 182                 mbox_device.resource = omap3_mbox_resources;
 183         } else {
 184                 return;
 185         }
 186         platform_device_register(&mbox_device);
 187 }
 188 #else
 189 static inline void omap_init_mbox(void) { }
 190 #endif /* CONFIG_OMAP_MBOX_FWK */
 191
 192 #if defined(CONFIG_OMAP_STI)
 193
 194 #if defined(CONFIG_ARCH_OMAP2)
 195
 196 #define OMAP2_STI_BASE          0x48068000
 197 #define OMAP2_STI_CHANNEL_BASE  0x54000000
 198 #define OMAP2_STI_IRQ           4
 199
 200 static struct resource sti_resources[] = {
 201         {
 202                 .start          = OMAP2_STI_BASE,
 203                 .end            = OMAP2_STI_BASE + 0x7ff,
 204                 .flags          = IORESOURCE_MEM,
 205         },
 206         {
 207                 .start          = OMAP2_STI_CHANNEL_BASE,
 208                 .end            = OMAP2_STI_CHANNEL_BASE + SZ_64K - 1,
 209                 .flags          = IORESOURCE_MEM,
 210         },
 211         {
 212                 .start          = OMAP2_STI_IRQ,
 213                 .flags          = IORESOURCE_IRQ,
 214         }
 215 };
 216 #elif defined(CONFIG_ARCH_OMAP3)
 217
 218 #define OMAP3_SDTI_BASE         0x54500000
 219 #define OMAP3_SDTI_CHANNEL_BASE 0x54600000
 220
 221 static struct resource sti_resources[] = {
 222         {
 223                 .start          = OMAP3_SDTI_BASE,
 224                 .end            = OMAP3_SDTI_BASE + 0xFFF,
 225                 .flags          = IORESOURCE_MEM,
 226         },
 227         {
 228                 .start          = OMAP3_SDTI_CHANNEL_BASE,
 229                 .end            = OMAP3_SDTI_CHANNEL_BASE + SZ_1M - 1,
 230                 .flags          = IORESOURCE_MEM,
 231         }
 232 };
 233
 234 #endif
 235
 236 static struct platform_device sti_device = {
 237         .name           = "sti",
 238         .id             = -1,
 239         .num_resources  = ARRAY_SIZE(sti_resources),
 240         .resource       = sti_resources,
 241 };
 242
 243 static inline void omap_init_sti(void)
 244 {
 245         platform_device_register(&sti_device);
 246 }
 247 #else
 248 static inline void omap_init_sti(void) {}
 249 #endif
 250
 251 #if defined(CONFIG_SPI_OMAP24XX) || defined(CONFIG_SPI_OMAP24XX_MODULE)
 252
 253 #include <mach/mcspi.h>
 254
 255 #define OMAP2_MCSPI1_BASE               0x48098000
 256 #define OMAP2_MCSPI2_BASE               0x4809a000
 257 #define OMAP2_MCSPI3_BASE               0x480b8000
 258 #define OMAP2_MCSPI4_BASE               0x480ba000
 259
 260 static struct omap2_mcspi_platform_config omap2_mcspi1_config = {
 261         .num_cs         = 4,
 262 };
 263
 264 static struct resource omap2_mcspi1_resources[] = {
 265         {
 266                 .start          = OMAP2_MCSPI1_BASE,
 267                 .end            = OMAP2_MCSPI1_BASE + 0xff,
 268                 .flags          = IORESOURCE_MEM,
 269         },
 270 };
 271
 272 static struct platform_device omap2_mcspi1 = {
 273         .name           = "omap2_mcspi",
 274         .id             = 1,
 275         .num_resources  = ARRAY_SIZE(omap2_mcspi1_resources),
 276         .resource       = omap2_mcspi1_resources,
 277         .dev            = {
 278                 .platform_data = &omap2_mcspi1_config,
 279         },
 280 };
 281
 282 static struct omap2_mcspi_platform_config omap2_mcspi2_config = {
 283         .num_cs         = 2,
 284 };
 285
 286 static struct resource omap2_mcspi2_resources[] = {
 287         {
 288                 .start          = OMAP2_MCSPI2_BASE,
 289                 .end            = OMAP2_MCSPI2_BASE + 0xff,
 290                 .flags          = IORESOURCE_MEM,
 291         },
 292 };
 293
 294 static struct platform_device omap2_mcspi2 = {
 295         .name           = "omap2_mcspi",
 296         .id             = 2,
 297         .num_resources  = ARRAY_SIZE(omap2_mcspi2_resources),
 298         .resource       = omap2_mcspi2_resources,
 299         .dev            = {
 300                 .platform_data = &omap2_mcspi2_config,
 301         },
 302 };
 303
 304 #if defined(CONFIG_ARCH_OMAP2430) || defined(CONFIG_ARCH_OMAP3)
 305 static struct omap2_mcspi_platform_config omap2_mcspi3_config = {
 306         .num_cs         = 2,
 307 };
 308
 309 static struct resource omap2_mcspi3_resources[] = {
 310         {
 311         .start          = OMAP2_MCSPI3_BASE,
 312         .end            = OMAP2_MCSPI3_BASE + 0xff,
 313         .flags          = IORESOURCE_MEM,
 314         },
 315 };
 316
 317 static struct platform_device omap2_mcspi3 = {
 318         .name           = "omap2_mcspi",
 319         .id             = 3,
 320         .num_resources  = ARRAY_SIZE(omap2_mcspi3_resources),
 321         .resource       = omap2_mcspi3_resources,
 322         .dev            = {
 323                 .platform_data = &omap2_mcspi3_config,
 324         },
 325 };
 326 #endif
 327
 328 #ifdef CONFIG_ARCH_OMAP3
 329 static struct omap2_mcspi_platform_config omap2_mcspi4_config = {
 330         .num_cs         = 1,
 331 };
 332
 333 static struct resource omap2_mcspi4_resources[] = {
 334         {
 335                 .start          = OMAP2_MCSPI4_BASE,
 336                 .end            = OMAP2_MCSPI4_BASE + 0xff,
 337                 .flags          = IORESOURCE_MEM,
 338         },
 339 };
 340
 341 static struct platform_device omap2_mcspi4 = {
 342         .name           = "omap2_mcspi",
 343         .id             = 4,
 344         .num_resources  = ARRAY_SIZE(omap2_mcspi4_resources),
 345         .resource       = omap2_mcspi4_resources,
 346         .dev            = {
 347                 .platform_data = &omap2_mcspi4_config,
 348         },
 349 };
 350 #endif
 351
 352 static void omap_init_mcspi(void)
 353 {
 354         platform_device_register(&omap2_mcspi1);
 355         platform_device_register(&omap2_mcspi2);
 356 #if defined(CONFIG_ARCH_OMAP2430) || defined(CONFIG_ARCH_OMAP3)
 357         if (cpu_is_omap2430() || cpu_is_omap343x())
 358                 platform_device_register(&omap2_mcspi3);
 359 #endif
 360 #ifdef CONFIG_ARCH_OMAP3
 361         if (cpu_is_omap343x())
 362                 platform_device_register(&omap2_mcspi4);
 363 #endif
 364 }
 365
 366 #else
 367 static inline void omap_init_mcspi(void) {}
 368 #endif
 369
 370 #ifdef CONFIG_SND_OMAP24XX_EAC
 371
 372 #define OMAP2_EAC_BASE                  (L4_24XX_BASE + 0x90000)
 373
 374 static struct resource omap2_eac_resources[] = {
 375         {
 376                 .start          = OMAP2_EAC_BASE,
 377                 .end            = OMAP2_EAC_BASE + 0xfff,
 378                 .flags          = IORESOURCE_MEM,
 379         },
 380 };
 381
 382 static struct platform_device omap2_eac_device = {
 383         .name           = "omap24xx-eac",
 384         .id             = -1,
 385         .num_resources  = ARRAY_SIZE(omap2_eac_resources),
 386         .resource       = omap2_eac_resources,
 387         .dev = {
 388                 .platform_data = NULL,
 389         },
 390 };
 391
 392 void omap_init_eac(struct eac_platform_data *pdata)
 393 {
 394         omap2_eac_device.dev.platform_data = pdata;
 395         platform_device_register(&omap2_eac_device);
 396 }
 397
 398 #else
 399 void omap_init_eac(struct eac_platform_data *pdata) {}
 400 #endif
 401
 402 #ifdef CONFIG_OMAP_SHA1_MD5
 403 static struct resource sha1_md5_resources[] = {
 404         {
 405                 .start  = OMAP24XX_SEC_SHA1MD5_BASE,
 406                 .end    = OMAP24XX_SEC_SHA1MD5_BASE + 0x64,
 407                 .flags  = IORESOURCE_MEM,
 408         },
 409         {
 410                 .start  = INT_24XX_SHA1MD5,
 411                 .flags  = IORESOURCE_IRQ,
 412         }
 413 };
 414
 415 static struct platform_device sha1_md5_device = {
 416         .name           = "OMAP SHA1/MD5",
 417         .id             = -1,
 418         .num_resources  = ARRAY_SIZE(sha1_md5_resources),
 419         .resource       = sha1_md5_resources,
 420 };
 421
 422 static void omap_init_sha1_md5(void)
 423 {
 424         platform_device_register(&sha1_md5_device);
 425 }
 426 #else
 427 static inline void omap_init_sha1_md5(void) { }
 428 #endif
 429
 430 /*-------------------------------------------------------------------------*/
 431
 432 #ifdef CONFIG_ARCH_OMAP3
 433
 434 #define MMCHS_SYSCONFIG                 0x0010
 435 #define MMCHS_SYSCONFIG_SWRESET         (1 << 1)
 436 #define MMCHS_SYSSTATUS                 0x0014
 437 #define MMCHS_SYSSTATUS_RESETDONE       (1 << 0)
 438
 439 static struct platform_device dummy_pdev = {
 440         .dev = {
 441                 .bus = &platform_bus_type,
 442         },
 443 };
 444
 445 /**
 446  * omap_hsmmc_reset() - Full reset of each HS-MMC controller
 447  *
 448  * Ensure that each MMC controller is fully reset.  Controllers
 449  * left in an unknown state (by bootloader) may prevent retention
 450  * or OFF-mode.  This is especially important in cases where the
 451  * MMC driver is not enabled, _or_ built as a module.
 452  *
 453  * In order for reset to work, interface, functional and debounce
 454  * clocks must be enabled.  The debounce clock comes from func_32k_clk
 455  * and is not under SW control, so we only enable i- and f-clocks.
 456  **/
 457 static void __init omap_hsmmc_reset(void)
 458 {
 459         u32 i, nr_controllers = cpu_is_omap34xx() ? OMAP34XX_NR_MMC :
 460                 OMAP24XX_NR_MMC;
 461
 462         for (i = 0; i < nr_controllers; i++) {
 463                 u32 v, base = 0;
 464                 struct clk *iclk, *fclk;
 465                 struct device *dev = &dummy_pdev.dev;
 466
 467                 switch (i) {
 468                 case 0:
 469                         base = OMAP2_MMC1_BASE;
 470                         break;
 471                 case 1:
 472                         base = OMAP2_MMC2_BASE;
 473                         break;
 474                 case 2:
 475                         base = OMAP3_MMC3_BASE;
 476                         break;
 477                 }
 478
 479                 dummy_pdev.id = i;
 480                 iclk = clk_get(dev, "mmchs_ick");
 481                 if (iclk && clk_enable(iclk))
 482                         iclk = NULL;
 483
 484                 fclk = clk_get(dev, "mmchs_fck");
 485                 if (fclk && clk_enable(fclk))
 486                         fclk = NULL;
 487
 488                 if (!iclk || !fclk) {
 489                         printk(KERN_WARNING
 490                                "%s: Unable to enable clocks for MMC%d, "
 491                                "cannot reset.\n",  __func__, i);
 492                         break;
 493                 }
 494
 495                 omap_writel(MMCHS_SYSCONFIG_SWRESET, base + MMCHS_SYSCONFIG);
 496                 v = omap_readl(base + MMCHS_SYSSTATUS);
 497                 while (!(omap_readl(base + MMCHS_SYSSTATUS) &
 498                          MMCHS_SYSSTATUS_RESETDONE))
 499                         cpu_relax();
 500
 501                 if (fclk) {
 502                         clk_disable(fclk);
 503                         clk_put(fclk);
 504                 }
 505                 if (iclk) {
 506                         clk_disable(iclk);
 507                         clk_put(iclk);
 508                 }
 509         }
 510 }
 511 #else
 512 static inline void omap_hsmmc_reset(void) {}
 513 #endif
 514
 515 #if defined(CONFIG_MMC_OMAP) || defined(CONFIG_MMC_OMAP_MODULE) || \
 516         defined(CONFIG_MMC_OMAP_HS) || defined(CONFIG_MMC_OMAP_HS_MODULE)
 517
 518 static inline void omap2_mmc_mux(struct omap_mmc_platform_data *mmc_controller,
 519                         int controller_nr)
 520 {
 521         if (cpu_is_omap2420() && controller_nr == 0) {
 522                 omap_cfg_reg(H18_24XX_MMC_CMD);
 523                 omap_cfg_reg(H15_24XX_MMC_CLKI);
 524                 omap_cfg_reg(G19_24XX_MMC_CLKO);
 525                 omap_cfg_reg(F20_24XX_MMC_DAT0);
 526                 omap_cfg_reg(F19_24XX_MMC_DAT_DIR0);
 527                 omap_cfg_reg(G18_24XX_MMC_CMD_DIR);
 528                 if (mmc_controller->slots[0].wires == 4) {
 529                         omap_cfg_reg(H14_24XX_MMC_DAT1);
 530                         omap_cfg_reg(E19_24XX_MMC_DAT2);
 531                         omap_cfg_reg(D19_24XX_MMC_DAT3);
 532                         omap_cfg_reg(E20_24XX_MMC_DAT_DIR1);
 533                         omap_cfg_reg(F18_24XX_MMC_DAT_DIR2);
 534                         omap_cfg_reg(E18_24XX_MMC_DAT_DIR3);
 535                 }
 536
 537                 /*
 538                  * Use internal loop-back in MMC/SDIO Module Input Clock
 539                  * selection
 540                  */
 541                 if (mmc_controller->slots[0].internal_clock) {
 542                         u32 v = omap_ctrl_readl(OMAP2_CONTROL_DEVCONF0);
 543                         v |= (1 << 24);
 544                         omap_ctrl_writel(v, OMAP2_CONTROL_DEVCONF0);
 545                 }
 546         }
 547 }
 548
 549 void __init omap2_init_mmc(struct omap_mmc_platform_data **mmc_data,
 550                         int nr_controllers)
 551 {
 552         int i;
 553         char *name;
 554
 555         for (i = 0; i < nr_controllers; i++) {
 556                 unsigned long base, size;
 557                 unsigned int irq = 0;
 558
 559                 if (!mmc_data[i])
 560                         continue;
 561
 562                 omap2_mmc_mux(mmc_data[i], i);
 563
 564                 switch (i) {
 565                 case 0:
 566                         base = OMAP2_MMC1_BASE;
 567                         irq = INT_24XX_MMC_IRQ;
 568                         break;
 569                 case 1:
 570                         base = OMAP2_MMC2_BASE;
 571                         irq = INT_24XX_MMC2_IRQ;
 572                         break;
 573                 case 2:
 574                         if (!cpu_is_omap34xx())
 575                                 return;
 576                         base = OMAP3_MMC3_BASE;
 577                         irq = INT_34XX_MMC3_IRQ;
 578                         break;
 579                 default:
 580                         continue;
 581                 }
 582
 583                 if (cpu_is_omap2420()) {
 584                         size = OMAP2420_MMC_SIZE;
 585                         name = "mmci-omap";
 586                 } else {
 587                         size = HSMMC_SIZE;
 588                         name = "mmci-omap-hs";
 589                 }
 590                 omap_mmc_add(name, i, base, size, irq, mmc_data[i]);
 591         };
 592 }
 593
 594 #endif
 595
 596 /*-------------------------------------------------------------------------*/
 597
 598 #if defined(CONFIG_HDQ_MASTER_OMAP) || defined(CONFIG_HDQ_MASTER_OMAP_MODULE)
 599 #if defined(CONFIG_ARCH_OMAP2430) || defined(CONFIG_ARCH_OMAP3430)
 600 #define OMAP_HDQ_BASE   0x480B2000
 601 #endif
 602 static struct resource omap_hdq_resources[] = {
 603         {
 604                 .start          = OMAP_HDQ_BASE,
 605                 .end            = OMAP_HDQ_BASE + 0x1C,
 606                 .flags          = IORESOURCE_MEM,
 607         },
 608         {
 609                 .start          = INT_24XX_HDQ_IRQ,
 610                 .flags          = IORESOURCE_IRQ,
 611         },
 612 };
 613 static struct platform_device omap_hdq_dev = {
 614         .name = "omap_hdq",
 615         .id = 0,
 616         .dev = {
 617                 .platform_data = NULL,
 618         },
 619         .num_resources  = ARRAY_SIZE(omap_hdq_resources),
 620         .resource       = omap_hdq_resources,
 621 };
 622 static inline void omap_hdq_init(void)
 623 {
 624         (void) platform_device_register(&omap_hdq_dev);
 625 }
 626 #else
 627 static inline void omap_hdq_init(void) {}
 628 #endif
 629
 630 /*-------------------------------------------------------------------------*/
 631
 632 static int __init omap2_init_devices(void)
 633 {
 634         /* please keep these calls, and their implementations above,
 635          * in alphabetical order so they're easier to sort through.
 636          */
 637         omap_hsmmc_reset();
 638         omap_init_camera();
 639         omap_init_mbox();
 640         omap_init_mcspi();
 641         omap_hdq_init();
 642         omap_init_sti();
 643         omap_init_sha1_md5();
 644
 645         return 0;
 646 }
 647 arch_initcall(omap2_init_devices);