arch/arm/mach-omap2/cm.h

   1 #ifndef __ARCH_ASM_MACH_OMAP2_CM_H
   2 #define __ARCH_ASM_MACH_OMAP2_CM_H
   3
   4 /*
   5  * OMAP2/3 Clock Management (CM) register definitions
   6  *
   7  * Copyright (C) 2007-2008 Texas Instruments, Inc.
   8  * Copyright (C) 2007-2008 Nokia Corporation
   9  *
  10  * Written by Paul Walmsley
  11  *
  12  * This program is free software; you can redistribute it and/or modify
  13  * it under the terms of the GNU General Public License version 2 as
  14  * published by the Free Software Foundation.
  15  */
  16
  17 #include "prcm-common.h"
  18
  19 #define OMAP2420_CM_REGADDR(module, reg)                                \
  20                         IO_ADDRESS(OMAP2420_CM_BASE + (module) + (reg))
  21 #define OMAP2430_CM_REGADDR(module, reg)                                \
  22                         IO_ADDRESS(OMAP2430_CM_BASE + (module) + (reg))
  23 #define OMAP34XX_CM_REGADDR(module, reg)                                \
  24                         IO_ADDRESS(OMAP3430_CM_BASE + (module) + (reg))
  25
  26 /*
  27  * Architecture-specific global CM registers
  28  * Use __raw_{read,write}l() with these registers.
  29  * These registers appear once per CM module.
  30  */
  31
  32 #define OMAP3430_CM_REVISION            OMAP34XX_CM_REGADDR(OCP_MOD, 0x0000)
  33 #define OMAP3430_CM_SYSCONFIG           OMAP34XX_CM_REGADDR(OCP_MOD, 0x0010)
  34 #define OMAP3430_CM_POLCTRL             OMAP34XX_CM_REGADDR(OCP_MOD, 0x009c)
  35
  36 #define OMAP3430_CM_CLKOUT_CTRL                                         \
  37                                 OMAP34XX_CM_REGADDR(OMAP3430_CCR_MOD, 0x0070)
  38
  39 #ifndef __ASSEMBLER__
  40
  41 /* Read-modify-write bits in a CM register */
  42 static __inline__ u32 __attribute__((unused)) cm_rmw_reg_bits(u32 mask,
  43                                                 u32 bits, void __iomem *va)
  44 {
  45         u32 v;
  46
  47         v = __raw_readl(va);
  48         v &= ~mask;
  49         v |= bits;
  50         __raw_writel(v, va);
  51
  52         return v;
  53 }
  54
  55 #endif
  56
  57 /*
  58  * Module specific CM registers from CM_BASE + domain offset
  59  * Use cm_{read,write}_mod_reg() with these registers.
  60  * These register offsets generally appear in more than one PRCM submodule.
  61  */
  62
  63 /* Common between 24xx and 34xx */
  64
  65 #define CM_FCLKEN                                       0x0000
  66 #define CM_FCLKEN1                                      CM_FCLKEN
  67 #define CM_CLKEN                                        CM_FCLKEN
  68 #define CM_ICLKEN                                       0x0010
  69 #define CM_ICLKEN1                                      CM_ICLKEN
  70 #define CM_ICLKEN2                                      0x0014
  71 #define CM_ICLKEN3                                      0x0018
  72 #define CM_IDLEST                                       0x0020
  73 #define CM_IDLEST1                                      CM_IDLEST
  74 #define CM_IDLEST2                                      0x0024
  75 #define CM_AUTOIDLE                                     0x0030
  76 #define CM_AUTOIDLE1                                    CM_AUTOIDLE
  77 #define CM_AUTOIDLE2                                    0x0034
  78 #define CM_AUTOIDLE3                                    0x0038
  79 #define CM_CLKSEL                                       0x0040
  80 #define CM_CLKSEL1                                      CM_CLKSEL
  81 #define CM_CLKSEL2                                      0x0044
  82 #define CM_CLKSTCTRL                                    0x0048
  83
  84 /* Architecture-specific registers */
  85
  86 #define OMAP24XX_CM_FCLKEN2                             0x0004
  87 #define OMAP24XX_CM_ICLKEN4                             0x001c
  88 #define OMAP24XX_CM_AUTOIDLE4                           0x003c
  89
  90 #define OMAP2430_CM_IDLEST3                             0x0028
  91
  92 #define OMAP3430_CM_CLKEN_PLL                           0x0004
  93 #define OMAP3430ES2_CM_CLKEN2                           0x0004
  94 #define OMAP3430ES2_CM_FCLKEN3                          0x0008
  95 #define OMAP3430_CM_IDLEST_PLL                          CM_IDLEST2
  96 #define OMAP3430_CM_AUTOIDLE_PLL                        CM_AUTOIDLE2
  97 #define OMAP3430ES2_CM_AUTOIDLE2_PLL                    CM_AUTOIDLE2
  98 #define OMAP3430_CM_CLKSEL1                             CM_CLKSEL
  99 #define OMAP3430_CM_CLKSEL1_PLL                         CM_CLKSEL
 100 #define OMAP3430_CM_CLKSEL2_PLL                         CM_CLKSEL2
 101 #define OMAP3430_CM_SLEEPDEP                            CM_CLKSEL2
 102 #define OMAP3430_CM_CLKSEL3                             CM_CLKSTCTRL
 103 #define OMAP3430_CM_CLKSTST                             0x004c
 104 #define OMAP3430ES2_CM_CLKSEL4                          0x004c
 105 #define OMAP3430ES2_CM_CLKSEL5                          0x0050
 106 #define OMAP3430_CM_CLKSEL2_EMU                         0x0050
 107 #define OMAP3430_CM_CLKSEL3_EMU                         0x0054
 108
 109
 110 /* Clock management domain register get/set */
 111
 112 #ifndef __ASSEMBLER__
 113
 114 extern u32 cm_read_mod_reg(s16 module, u16 idx);
 115 extern void cm_write_mod_reg(u32 val, s16 module, u16 idx);
 116 extern u32 cm_rmw_mod_reg_bits(u32 mask, u32 bits, s16 module, s16 idx);
 117
 118 static __inline__ u32 __attribute__((unused)) cm_set_mod_reg_bits(u32 bits,
 119                                                         s16 module, s16 idx)
 120 {
 121         return cm_rmw_mod_reg_bits(bits, bits, module, idx);
 122 }
 123
 124 static __inline__ u32 __attribute__((unused)) cm_clear_mod_reg_bits(u32 bits,
 125                                                         s16 module, s16 idx)
 126 {
 127         return cm_rmw_mod_reg_bits(bits, 0x0, module, idx);
 128 }
 129
 130 #endif
 131
 132 /* CM register bits shared between 24XX and 3430 */
 133
 134 /* CM_CLKSEL_GFX */
 135 #define OMAP_CLKSEL_GFX_SHIFT                           0
 136 #define OMAP_CLKSEL_GFX_MASK                            (0x7 << 0)
 137
 138 /* CM_ICLKEN_GFX */
 139 #define OMAP_EN_GFX_SHIFT                               0
 140 #define OMAP_EN_GFX                                     (1 << 0)
 141
 142 /* CM_IDLEST_GFX */
 143 #define OMAP_ST_GFX                                     (1 << 0)
 144
 145
 146 #endif