]> www.pilppa.org Git - linux-2.6-omap-h63xx.git/blob - arch/arm/mach-omap1/board-h3.c
ARM: OMAP1: Make omap1 use MMC multislot structures
[linux-2.6-omap-h63xx.git] / arch / arm / mach-omap1 / board-h3.c
1 /*
2  * linux/arch/arm/mach-omap1/board-h3.c
3  *
4  * This file contains OMAP1710 H3 specific code.
5  *
6  * Copyright (C) 2004 Texas Instruments, Inc.
7  * Copyright (C) 2002 MontaVista Software, Inc.
8  * Copyright (C) 2001 RidgeRun, Inc.
9  * Author: RidgeRun, Inc.
10  *         Greg Lonnon (glonnon@ridgerun.com) or info@ridgerun.com
11  *
12  * This program is free software; you can redistribute it and/or modify
13  * it under the terms of the GNU General Public License version 2 as
14  * published by the Free Software Foundation.
15  */
16
17 #include <linux/types.h>
18 #include <linux/init.h>
19 #include <linux/major.h>
20 #include <linux/kernel.h>
21 #include <linux/platform_device.h>
22 #include <linux/errno.h>
23 #include <linux/workqueue.h>
24 #include <linux/i2c.h>
25 #include <linux/mtd/mtd.h>
26 #include <linux/mtd/nand.h>
27 #include <linux/mtd/partitions.h>
28 #include <linux/input.h>
29 #include <linux/i2c/tps65010.h>
30
31 #include <asm/setup.h>
32 #include <asm/page.h>
33 #include <asm/hardware.h>
34 #include <asm/gpio.h>
35
36 #include <asm/mach-types.h>
37 #include <asm/mach/arch.h>
38 #include <asm/mach/flash.h>
39 #include <asm/mach/map.h>
40
41 #include <asm/arch/gpioexpander.h>
42 #include <asm/arch/irqs.h>
43 #include <asm/arch/mux.h>
44 #include <asm/arch/tc.h>
45 #include <asm/arch/nand.h>
46 #include <asm/arch/irda.h>
47 #include <asm/arch/usb.h>
48 #include <asm/arch/keypad.h>
49 #include <asm/arch/dma.h>
50 #include <asm/arch/common.h>
51 #include <asm/arch/mcbsp.h>
52 #include <asm/arch/omap-alsa.h>
53
54 extern int omap_gpio_init(void);
55
56 static int h3_keymap[] = {
57         KEY(0, 0, KEY_LEFT),
58         KEY(0, 1, KEY_RIGHT),
59         KEY(0, 2, KEY_3),
60         KEY(0, 3, KEY_F10),
61         KEY(0, 4, KEY_F5),
62         KEY(0, 5, KEY_9),
63         KEY(1, 0, KEY_DOWN),
64         KEY(1, 1, KEY_UP),
65         KEY(1, 2, KEY_2),
66         KEY(1, 3, KEY_F9),
67         KEY(1, 4, KEY_F7),
68         KEY(1, 5, KEY_0),
69         KEY(2, 0, KEY_ENTER),
70         KEY(2, 1, KEY_6),
71         KEY(2, 2, KEY_1),
72         KEY(2, 3, KEY_F2),
73         KEY(2, 4, KEY_F6),
74         KEY(2, 5, KEY_HOME),
75         KEY(3, 0, KEY_8),
76         KEY(3, 1, KEY_5),
77         KEY(3, 2, KEY_F12),
78         KEY(3, 3, KEY_F3),
79         KEY(3, 4, KEY_F8),
80         KEY(3, 5, KEY_END),
81         KEY(4, 0, KEY_7),
82         KEY(4, 1, KEY_4),
83         KEY(4, 2, KEY_F11),
84         KEY(4, 3, KEY_F1),
85         KEY(4, 4, KEY_F4),
86         KEY(4, 5, KEY_ESC),
87         KEY(5, 0, KEY_F13),
88         KEY(5, 1, KEY_F14),
89         KEY(5, 2, KEY_F15),
90         KEY(5, 3, KEY_F16),
91         KEY(5, 4, KEY_SLEEP),
92         0
93 };
94
95
96 static struct mtd_partition nor_partitions[] = {
97         /* bootloader (U-Boot, etc) in first sector */
98         {
99               .name             = "bootloader",
100               .offset           = 0,
101               .size             = SZ_128K,
102               .mask_flags       = MTD_WRITEABLE, /* force read-only */
103         },
104         /* bootloader params in the next sector */
105         {
106               .name             = "params",
107               .offset           = MTDPART_OFS_APPEND,
108               .size             = SZ_128K,
109               .mask_flags       = 0,
110         },
111         /* kernel */
112         {
113               .name             = "kernel",
114               .offset           = MTDPART_OFS_APPEND,
115               .size             = SZ_2M,
116               .mask_flags       = 0
117         },
118         /* file system */
119         {
120               .name             = "filesystem",
121               .offset           = MTDPART_OFS_APPEND,
122               .size             = MTDPART_SIZ_FULL,
123               .mask_flags       = 0
124         }
125 };
126
127 static struct flash_platform_data nor_data = {
128         .map_name       = "cfi_probe",
129         .width          = 2,
130         .parts          = nor_partitions,
131         .nr_parts       = ARRAY_SIZE(nor_partitions),
132 };
133
134 static struct resource nor_resource = {
135         /* This is on CS3, wherever it's mapped */
136         .flags          = IORESOURCE_MEM,
137 };
138
139 static struct platform_device nor_device = {
140         .name           = "omapflash",
141         .id             = 0,
142         .dev            = {
143                 .platform_data  = &nor_data,
144         },
145         .num_resources  = 1,
146         .resource       = &nor_resource,
147 };
148
149 static struct mtd_partition nand_partitions[] = {
150 #if 0
151         /* REVISIT: enable these partitions if you make NAND BOOT work */
152         {
153                 .name           = "xloader",
154                 .offset         = 0,
155                 .size           = 64 * 1024,
156                 .mask_flags     = MTD_WRITEABLE,        /* force read-only */
157         },
158         {
159                 .name           = "bootloader",
160                 .offset         = MTDPART_OFS_APPEND,
161                 .size           = 256 * 1024,
162                 .mask_flags     = MTD_WRITEABLE,        /* force read-only */
163         },
164         {
165                 .name           = "params",
166                 .offset         = MTDPART_OFS_APPEND,
167                 .size           = 192 * 1024,
168         },
169         {
170                 .name           = "kernel",
171                 .offset         = MTDPART_OFS_APPEND,
172                 .size           = 2 * SZ_1M,
173         },
174 #endif
175         {
176                 .name           = "filesystem",
177                 .size           = MTDPART_SIZ_FULL,
178                 .offset         = MTDPART_OFS_APPEND,
179         },
180 };
181
182 /* dip switches control NAND chip access:  8 bit, 16 bit, or neither */
183 static struct omap_nand_platform_data nand_data = {
184         .options        = NAND_SAMSUNG_LP_OPTIONS,
185         .parts          = nand_partitions,
186         .nr_parts       = ARRAY_SIZE(nand_partitions),
187 };
188
189 static struct resource nand_resource = {
190         .flags          = IORESOURCE_MEM,
191 };
192
193 static struct platform_device nand_device = {
194         .name           = "omapnand",
195         .id             = 0,
196         .dev            = {
197                 .platform_data  = &nand_data,
198         },
199         .num_resources  = 1,
200         .resource       = &nand_resource,
201 };
202
203 static struct resource smc91x_resources[] = {
204         [0] = {
205                 .start  = OMAP1710_ETHR_START,          /* Physical */
206                 .end    = OMAP1710_ETHR_START + 0xf,
207                 .flags  = IORESOURCE_MEM,
208         },
209         [1] = {
210                 .start  = OMAP_GPIO_IRQ(40),
211                 .end    = OMAP_GPIO_IRQ(40),
212                 .flags  = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWEDGE,
213         },
214 };
215
216 static struct platform_device smc91x_device = {
217         .name           = "smc91x",
218         .id             = 0,
219         .num_resources  = ARRAY_SIZE(smc91x_resources),
220         .resource       = smc91x_resources,
221 };
222
223 #define GPTIMER_BASE            0xFFFB1400
224 #define GPTIMER_REGS(x) (0xFFFB1400 + (x * 0x800))
225 #define GPTIMER_REGS_SIZE       0x46
226
227 static struct resource intlat_resources[] = {
228         [0] = {
229                 .start  = GPTIMER_REGS(0),            /* Physical */
230                 .end    = GPTIMER_REGS(0) + GPTIMER_REGS_SIZE,
231                 .flags  = IORESOURCE_MEM,
232         },
233         [1] = {
234                 .start  = INT_1610_GPTIMER1,
235                 .end    = INT_1610_GPTIMER1,
236                 .flags  = IORESOURCE_IRQ,
237         },
238 };
239
240 static struct platform_device intlat_device = {
241         .name      = "omap_intlat",
242         .id          = 0,
243         .num_resources  = ARRAY_SIZE(intlat_resources),
244         .resource       = intlat_resources,
245 };
246
247 static struct resource h3_kp_resources[] = {
248         [0] = {
249                 .start  = INT_KEYBOARD,
250                 .end    = INT_KEYBOARD,
251                 .flags  = IORESOURCE_IRQ,
252         },
253 };
254
255 static struct omap_kp_platform_data h3_kp_data = {
256         .rows           = 8,
257         .cols           = 8,
258         .keymap         = h3_keymap,
259         .keymapsize     = ARRAY_SIZE(h3_keymap),
260         .rep            = 1,
261         .delay          = 9,
262         .dbounce        = 1,
263 };
264
265 static struct platform_device h3_kp_device = {
266         .name           = "omap-keypad",
267         .id             = -1,
268         .dev            = {
269                 .platform_data = &h3_kp_data,
270         },
271         .num_resources  = ARRAY_SIZE(h3_kp_resources),
272         .resource       = h3_kp_resources,
273 };
274
275
276 /* Select between the IrDA and aGPS module
277  */
278 static int h3_select_irda(struct device *dev, int state)
279 {
280         unsigned char expa;
281         int err = 0;
282
283         if ((err = read_gpio_expa(&expa, 0x26))) {
284                 printk(KERN_ERR "Error reading from I/O EXPANDER \n");
285                 return err;
286         }
287
288         /* 'P6' enable/disable IRDA_TX and IRDA_RX */
289         if (state & IR_SEL) { /* IrDA */
290                 if ((err = write_gpio_expa(expa | 0x40, 0x26))) {
291                         printk(KERN_ERR "Error writing to I/O EXPANDER \n");
292                         return err;
293                 }
294         } else {
295                 if ((err = write_gpio_expa(expa & ~0x40, 0x26))) {
296                         printk(KERN_ERR "Error writing to I/O EXPANDER \n");
297                         return err;
298                 }
299         }
300         return err;
301 }
302
303 static void set_trans_mode(struct work_struct *work)
304 {
305         struct omap_irda_config *irda_config =
306                 container_of(work, struct omap_irda_config, gpio_expa.work);
307         int mode = irda_config->mode;
308         unsigned char expa;
309         int err = 0;
310
311         if ((err = read_gpio_expa(&expa, 0x27)) != 0) {
312                 printk(KERN_ERR "Error reading from I/O expander\n");
313         }
314
315         expa &= ~0x03;
316
317         if (mode & IR_SIRMODE) {
318                 expa |= 0x01;
319         } else { /* MIR/FIR */
320                 expa |= 0x03;
321         }
322
323         if ((err = write_gpio_expa(expa, 0x27)) != 0) {
324                 printk(KERN_ERR "Error writing to I/O expander\n");
325         }
326 }
327
328 static int h3_transceiver_mode(struct device *dev, int mode)
329 {
330         struct omap_irda_config *irda_config = dev->platform_data;
331
332         irda_config->mode = mode;
333         cancel_delayed_work(&irda_config->gpio_expa);
334         PREPARE_DELAYED_WORK(&irda_config->gpio_expa, set_trans_mode);
335         schedule_delayed_work(&irda_config->gpio_expa, 0);
336
337         return 0;
338 }
339
340 static struct omap_irda_config h3_irda_data = {
341         .transceiver_cap        = IR_SIRMODE | IR_MIRMODE | IR_FIRMODE,
342         .transceiver_mode       = h3_transceiver_mode,
343         .select_irda            = h3_select_irda,
344         .rx_channel             = OMAP_DMA_UART3_RX,
345         .tx_channel             = OMAP_DMA_UART3_TX,
346         .dest_start             = UART3_THR,
347         .src_start              = UART3_RHR,
348         .tx_trigger             = 0,
349         .rx_trigger             = 0,
350 };
351
352 static struct resource h3_irda_resources[] = {
353         [0] = {
354                 .start  = INT_UART3,
355                 .end    = INT_UART3,
356                 .flags  = IORESOURCE_IRQ,
357         },
358 };
359
360 static u64 irda_dmamask = 0xffffffff;
361
362 static struct platform_device h3_irda_device = {
363         .name           = "omapirda",
364         .id             = 0,
365         .dev            = {
366                 .platform_data  = &h3_irda_data,
367                 .dma_mask       = &irda_dmamask,
368         },
369         .num_resources  = ARRAY_SIZE(h3_irda_resources),
370         .resource       = h3_irda_resources,
371 };
372
373 static struct platform_device h3_lcd_device = {
374         .name           = "lcd_h3",
375         .id             = -1,
376 };
377
378 static struct omap_mcbsp_reg_cfg mcbsp_regs = {
379         .spcr2 = FREE | FRST | GRST | XRST | XINTM(3),
380         .spcr1 = RINTM(3) | RRST,
381         .rcr2  = RPHASE | RFRLEN2(OMAP_MCBSP_WORD_8) |
382                 RWDLEN2(OMAP_MCBSP_WORD_16) | RDATDLY(1),
383         .rcr1  = RFRLEN1(OMAP_MCBSP_WORD_8) | RWDLEN1(OMAP_MCBSP_WORD_16),
384         .xcr2  = XPHASE | XFRLEN2(OMAP_MCBSP_WORD_8) |
385                 XWDLEN2(OMAP_MCBSP_WORD_16) | XDATDLY(1) | XFIG,
386         .xcr1  = XFRLEN1(OMAP_MCBSP_WORD_8) | XWDLEN1(OMAP_MCBSP_WORD_16),
387         .srgr1 = FWID(15),
388         .srgr2 = GSYNC | CLKSP | FSGM | FPER(31),
389
390         .pcr0  = CLKRM | SCLKME | FSXP | FSRP | CLKXP | CLKRP,
391         /*.pcr0 = CLKXP | CLKRP,*/        /* mcbsp: slave */
392 };
393
394 static struct omap_alsa_codec_config alsa_config = {
395         .name                   = "H3 TSC2101",
396         .mcbsp_regs_alsa        = &mcbsp_regs,
397         .codec_configure_dev    = NULL, /* tsc2101_configure, */
398         .codec_set_samplerate   = NULL, /* tsc2101_set_samplerate, */
399         .codec_clock_setup      = NULL, /* tsc2101_clock_setup, */
400         .codec_clock_on         = NULL, /* tsc2101_clock_on, */
401         .codec_clock_off        = NULL, /* tsc2101_clock_off, */
402         .get_default_samplerate = NULL, /* tsc2101_get_default_samplerate, */
403 };
404
405 static struct platform_device h3_mcbsp1_device = {
406         .name   = "omap_alsa_mcbsp",
407         .id     = 1,
408         .dev = {
409                 .platform_data  = &alsa_config,
410         },
411 };
412
413 static struct platform_device *devices[] __initdata = {
414         &nor_device,
415         &nand_device,
416         &smc91x_device,
417         &intlat_device,
418         &h3_irda_device,
419         &h3_kp_device,
420         &h3_lcd_device,
421         &h3_mcbsp1_device,
422 };
423
424 static struct omap_usb_config h3_usb_config __initdata = {
425         /* usb1 has a Mini-AB port and external isp1301 transceiver */
426         .otg        = 2,
427
428 #ifdef CONFIG_USB_GADGET_OMAP
429         .hmc_mode       = 19,   /* 0:host(off) 1:dev|otg 2:disabled */
430 #elif  defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
431         /* NONSTANDARD CABLE NEEDED (B-to-Mini-B) */
432         .hmc_mode       = 20,   /* 1:dev|otg(off) 1:host 2:disabled */
433 #endif
434
435         .pins[1]        = 3,
436 };
437
438 static struct omap_mmc_config h3_mmc_config __initdata = {
439         .mmc[0] = {
440                 .enabled        = 1,
441                 .wire4          = 1,
442        },
443 };
444
445 extern struct omap_mmc_platform_data h3_mmc_data;
446
447 static struct omap_uart_config h3_uart_config __initdata = {
448         .enabled_uarts = ((1 << 0) | (1 << 1) | (1 << 2)),
449 };
450
451 static struct omap_lcd_config h3_lcd_config __initdata = {
452         .ctrl_name      = "internal",
453 };
454
455 static struct omap_board_config_kernel h3_config[] = {
456         { OMAP_TAG_USB,         &h3_usb_config },
457         { OMAP_TAG_MMC,         &h3_mmc_config },
458         { OMAP_TAG_UART,        &h3_uart_config },
459         { OMAP_TAG_LCD,         &h3_lcd_config },
460 };
461
462 static struct i2c_board_info __initdata h3_i2c_board_info[] = {
463         {
464                 I2C_BOARD_INFO("tps65010", 0x48),
465                 .type           = "tps65013",
466                 /* .irq         = OMAP_GPIO_IRQ(??), */
467         },
468         /* TODO when driver support is ready:
469          *  - isp1301 OTG transceiver
470          *  - optional ov9640 camera sensor at 0x30
471          *  - ...
472          */
473 };
474
475 static struct omap_gpio_switch h3_gpio_switches[] __initdata = {
476         {
477                 .name                   = "mmc_slot",
478                 .gpio                   = OMAP_MPUIO(1),
479                 .type                   = OMAP_GPIO_SWITCH_TYPE_COVER,
480                 .debounce_rising        = 100,
481                 .debounce_falling       = 0,
482                 .notify                 = h3_mmc_slot_cover_handler,
483                 .notify_data            = NULL,
484         },
485 };
486
487 #define H3_NAND_RB_GPIO_PIN     10
488
489 static int nand_dev_ready(struct omap_nand_platform_data *data)
490 {
491         return omap_get_gpio_datain(H3_NAND_RB_GPIO_PIN);
492 }
493
494 static void __init h3_init(void)
495 {
496         /* Here we assume the NOR boot config:  NOR on CS3 (possibly swapped
497          * to address 0 by a dip switch), NAND on CS2B.  The NAND driver will
498          * notice whether a NAND chip is enabled at probe time.
499          *
500          * H3 support NAND-boot, with a dip switch to put NOR on CS2B and NAND
501          * (which on H2 may be 16bit) on CS3.  Try detecting that in code here,
502          * to avoid probing every possible flash configuration...
503          */
504         nor_resource.end = nor_resource.start = omap_cs3_phys();
505         nor_resource.end += SZ_32M - 1;
506
507         nand_resource.end = nand_resource.start = OMAP_CS2B_PHYS;
508         nand_resource.end += SZ_4K - 1;
509         if (!(omap_request_gpio(H3_NAND_RB_GPIO_PIN)))
510                 nand_data.dev_ready = nand_dev_ready;
511
512         /* GPIO10 Func_MUX_CTRL reg bit 29:27, Configure V2 to mode1 as GPIO */
513         /* GPIO10 pullup/down register, Enable pullup on GPIO10 */
514         omap_cfg_reg(V2_1710_GPIO10);
515
516         platform_add_devices(devices, ARRAY_SIZE(devices));
517         omap_board_config = h3_config;
518         omap_board_config_size = ARRAY_SIZE(h3_config);
519         omap_serial_init();
520         h3_mmc_init();
521
522         /* FIXME setup irq for tps65013 chip */
523         i2c_register_board_info(1, h3_i2c_board_info,
524                         ARRAY_SIZE(h3_i2c_board_info));
525 }
526
527 static void __init h3_init_smc91x(void)
528 {
529         omap_cfg_reg(W15_1710_GPIO40);
530         if (omap_request_gpio(40) < 0) {
531                 printk("Error requesting gpio 40 for smc91x irq\n");
532                 return;
533         }
534 }
535
536 static void __init h3_init_irq(void)
537 {
538         omap1_init_common_hw();
539         omap_init_irq();
540         omap_gpio_init();
541         h3_init_smc91x();
542 }
543
544 static void __init h3_map_io(void)
545 {
546         omap1_map_common_io();
547 }
548
549 #ifdef CONFIG_TPS65010
550 static int __init h3_tps_init(void)
551 {
552         if (!machine_is_omap_h3())
553                 return 0;
554
555         /* gpio4 for SD, gpio3 for VDD_DSP */
556         /* FIXME send power to DSP iff it's configured */
557
558         /* Enable LOW_PWR */
559         tps65013_set_low_pwr(ON);
560
561         return 0;
562 }
563 fs_initcall(h3_tps_init);
564 #endif
565
566 MACHINE_START(OMAP_H3, "TI OMAP1710 H3 board")
567         /* Maintainer: Texas Instruments, Inc. */
568         .phys_io        = 0xfff00000,
569         .io_pg_offst    = ((0xfef00000) >> 18) & 0xfffc,
570         .boot_params    = 0x10000100,
571         .map_io         = h3_map_io,
572         .init_irq       = h3_init_irq,
573         .init_machine   = h3_init,
574         .timer          = &omap_timer,
575 MACHINE_END